S6E1A Series
32-bit ARM
®
Cortex
®
-M0+
FM0+ Microcontroller
The S6E1A Series is a series of highly integrated 32-bit microcontrollers designed for embedded controllers aiming at low power
consumption and low cost.
This series has the ARM Cortex-M0+ Processor with on-chip Flash memory and SRAM, and consists of peripheral functions such
as various timers, ADCs and communication interfaces (UART, CSIO, I2C, LIN).
The products which are described in this data sheet are placed into TYPE1-M0+ product categories in "FM0+ Family PERIPHERAL
MANUAL".
Features
32-bit ARM Cortex-M0+ Core
Processor version: r0p1
Maximum operating frequency: 40 MHz
Nested Vectored Interrupt Controller (NVIC): 1 NMI
(non-maskable interrupt) and 32 peripheral interrupt with 4
selectable interrupt priority levels
CSIO
Full
duplex double buffer
dedicated baud rate generator
Overrun error detection function
Serial chip select function (ch.1 and ch.3 only)
Data length: 5 to 16 bits
Built-in
LIN
protocol Rev.2.1 supported
Full duplex double buffer
Master/Slave mode supported
LIN break field generation function (The length is variable
between 13 bits and 16 bits.)
LIN break delimiter generation function (The length is
variable between 1 bit and 4 bits.)
Various error detection functions available (parity errors,
framing errors, and overrun errors)
LIN
24-bit System timer (Sys Tick): System timer for OS task
management
Bit Band operation
Compatible with Cortex-M3 bit band operation
On-Chip Memories
Flash memory
to 88 Kbyte
Read cycle:0 wait-cycle
Security function for code protection
Up
I
2
C
Standard-mode
(Max: 100 kbps) supported / Fast-mode
(Max 400kbps) supported.
SRAM
The on-chip SRAM of this series has one independent SRAM.
SRAM: 6 Kbyte
Multi-function Serial Interface (Max 3channels)
128 bytes with FIFO in all channels (The number of FIFO
steps varies depending on the settings of the communication
mode or bit length.)
The operation mode of each channel can be selected from
one of the following.
UART
CSIO
LIN
I
2
C
UART
duplex double buffer
Parity can be enabled or disabled.
Built-in dedicated baud rate generator
External clock available as a serial clock
Full
Various error detection functions (parity errors, framing errors,
and overrun errors)
Cypress Semiconductor Corporation
Document Number: 002-05091 Rev.*B
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised April 13, 2017
S6E1A Series
A/D Converter (Max: 8 channels)
12-bit A/D Converter
Successive
Quadrature Position/Revolution Counter (QPRC)
The Quadrature Position/Revolution Counter (QPRC) is used
to measure the position of the position encoder. In addition, it
can be used as an up/down counter.
approximation type
Conversion time: 0.8 μs @ 5 V (S6E1A1xC0A) / 2.0 μs
(S6E1A1xB0A)
Priority conversion available (2 levels of priority)
Scan conversion mode
Built-in FIFO for conversion data storage (for scan
conversion: 16 steps, for priority conversion: 4 steps)
The detection edge for the three external event input pins
AIN, BIN and ZIN is configurable.
16-bit position counter
16-bit revolution counter
Two 16-bit compare registers
Multi-function Timer
The Multi-function Timer consists of the following blocks.
Base Timer (Max: 4 channels)
The operation mode of each channel can be selected from one
of the following.
16-bit PWM timer
16-bit PPG timer
16/32-bit reload timer
16/32-bit PWC timer
General-purpose I/O Port
This series can use its pin as a general-purpose I/O port when
it is not used for an external bus or a peripheral function. All
ports can be set to fast general-purpose I/O ports or slow
general-purpose I/O ports. In addition, this series has a port
relocate function that can set to which I/O port a peripheral
function can be allocated.
16-bit free-run timer × 3 channels
Input capture × 4 channels
Output compare × 6 channels
ADC start compare × 6 channel
Waveform generator × 3 channels
16-bit PPG timer × 3 channels
IGBT mode is contained.
The following function can be used to achieve the motor
control.
All ports are Fast GPIO which can be accessed by 1cycle
Capable of controlling the pull-up of each pin
Capable of reading pin level directly
Port relocate function
Up to 37 fast general-purpose I/O ports @48pin package
Certain ports are 5 V tolerant.
See "3. Pin Assignment" and "5. I/O Circuit Type" for details
of such pins.
PWM signal output function
DC chopper waveform output function
Dead time function
Input capture function
ADC start function
DTIF (motor emergency stop) interrupt function
Real-time Clock (RTC)
The Real-time Clock counts
year/month/day/hour/minute/second/day of the week from year
00 to year 99.
Dual Timer (32/16-bit Down Counter)
The Dual Timer consists of two programmable 32/16-bit down
counters. The operation mode of each timer channel can be
selected from one of the following.
The RTC can generate an interrupt at a specific time
(year/month/day/hour/minute) and can also generate an
interrupt in a specific year, in a specific month, on a specific
day, at a specific hour or at a specific minute.
Free-running mode
Periodic mode (= Reload mode)
One-shot mode
It has a timer interrupt function generating an interrupt upon
a specific time or at specific intervals.
It can keep counting while rewriting the time.
It can count leap years automatically.
Document Number: 002-05091 Rev.*B
Page 2 of 96
S6E1A Series
Watch Counter
The Watch Counter wakes up the microcontroller from the low
power consumption mode. The clock source can be selected
from the main clock, the sub clock, the built-in high-speed CR
clock or the built-in low-speed CR clock.
Interval timer: up to 64 s (sub clock: 32.768 kHz)
Low-voltage Detector (LVD)
This series monitors the voltage on the VCC pin with a 2-stage
mechanism. When the voltage falls below a designated voltage,
the Low-voltage Detector generates an interrupt or a reset.
LVD1: error reporting via an interrupt
LVD2: auto-reset operation
Low Power Consumption Mode
This series has four low power consumption modes.
External Interrupt Controller Unit
Up to 8 external interrupt input pins
Non-maskable interrupt (NMI) input pin: 1
Watchdog Timer (2 channels)
The watchdog timer generates an interrupt or a reset when the
counter reaches a time-out value.
This series consists of two different watchdogs, "hardware"
watchdog and "software" watchdog.
The "hardware" watchdog timer is clocked by the built-in
low-speed CR oscillator. Therefore, the "hardware" watchdog
is active in any low-power consumption modes except RTC
mode and STOP mode.
SLEEP
TIMER
RTC
STOP
Peripheral Clock Gating
The system can reduce the current consumption of the total
system with gating the operation clocks of peripheral functions
not used.
Clock and Reset
Clocks
A clock can be selected from five clock sources (two external
oscillators, two built-in CR oscillator, and main PLL).
Main clock
: 4 MHz to 40MHz
Sub clock
: 32.768 kHz
Built-in high-speed CR clock
: 4 MHz
Built-in low-speed CR clock
: 100 kHz
Main PLL clock
Debug
Serial Wire Debug Port (SW-DP)
Micro Trace Buffer (MTB)
Unique ID
A 41-bit unique value of the device has been set.
Power Supply
Wide voltage range: VCC = 2.7 V to 5.5 V
Resets
request from the INITX pin
Power on reset
Software reset
Watchdog timer reset
Low-voltage detection reset
Clock supervisor reset
Reset
Clock Supervisor (CSV)
The Clock Supervisor monitors the failure of external clocks
with a clock generated by a built-in CR oscillator.
If an external clock failure (clock stop) is detected, a reset is
asserted.
If an external frequency anomaly is detected, an interrupt or
a reset is asserted.
Document Number: 002-05091 Rev.*B
Page 3 of 96
S6E1A Series
Contents
1. Product Lineup .................................................................................................................................................................. 6
2. Packages ........................................................................................................................................................................... 7
3. Pin Assignment ................................................................................................................................................................. 8
4. Pin Descriptions .............................................................................................................................................................. 13
5. I/O Circuit Type................................................................................................................................................................ 24
6. Handling Precautions ..................................................................................................................................................... 29
6.1
Precautions for Product Design ................................................................................................................................... 29
6.2
Precautions for Package Mounting .............................................................................................................................. 30
6.3
Precautions for Use Environment ................................................................................................................................ 32
7. Handling Devices ............................................................................................................................................................ 33
8. Block Diagram ................................................................................................................................................................. 36
9. Memory Size .................................................................................................................................................................... 37
10. Memory Map .................................................................................................................................................................... 37
11. Pin Status in Each CPU State ........................................................................................................................................ 40
12. Electrical Characteristics ............................................................................................................................................... 44
12.1 Absolute Maximum Ratings ......................................................................................................................................... 44
12.2 Recommended Operating Conditions.......................................................................................................................... 45
12.3 DC Characteristics....................................................................................................................................................... 46
12.3.1 Current Rating .............................................................................................................................................................. 46
12.3.2 Pin Characteristics ....................................................................................................................................................... 49
12.4 AC Characteristics ....................................................................................................................................................... 50
12.4.1 Main Clock Input Characteristics .................................................................................................................................. 50
12.4.2 Sub Clock Input Characteristics ................................................................................................................................... 51
12.4.3 Built-in CR Oscillation Characteristics .......................................................................................................................... 52
12.4.4 Operating Conditions of Main PLL (In the case of using the main clock as the input clock of the PLL) ....................... 53
12.4.5 Operating Conditions of Main PLL
(In the case of using the built-in high-speed CR clock as the input clock of the main PLL).......................................... 53
12.4.6 Reset Input Characteristics .......................................................................................................................................... 54
12.4.7 Power-on Reset Timing................................................................................................................................................ 54
12.4.8 Base Timer Input Timing .............................................................................................................................................. 55
12.4.9 CSIO/UART Timing ...................................................................................................................................................... 56
12.4.10 External Input Timing ................................................................................................................................................ 72
12.4.11 QPRC Timing ........................................................................................................................................................... 73
12.4.12 I
2
C Timing ................................................................................................................................................................. 75
12.4.13 SW-DP Timing .......................................................................................................................................................... 76
12.5 12-bit A/D Converter .................................................................................................................................................... 77
12.6 Low-voltage Detection Characteristics ........................................................................................................................ 80
12.6.1 Low-voltage Detection Reset ....................................................................................................................................... 80
12.6.2 Low-voltage Detection Interrupt ................................................................................................................................... 81
12.7 Flash Memory Write/Erase Characteristics ................................................................................................................. 82
12.8 Return Time from Low-Power Consumption Mode ...................................................................................................... 83
12.8.1 Return Factor: Interrupt ................................................................................................................................................ 83
12.8.2 Return Factor: Reset .................................................................................................................................................... 85
13. Ordering Information ...................................................................................................................................................... 87
14. Package Dimensions ...................................................................................................................................................... 88
15. Major Changes ................................................................................................................................................................ 93
Document Number: 002-05091 Rev.*B
Page 4 of 96
S6E1A Series
Document History ................................................................................................................................................................. 95
Sales, Solutions, and Legal Information ............................................................................................................................. 96
Document Number: 002-05091 Rev.*B
Page 5 of 96
京公网安备 11010802033920号
EEWORLD
