EEWORLDEEWORLDEEWORLD

Part Number

Search

HCPL-250L-060

Description
1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 1Mbps, 0.300 INCH, DIP-8
CategoryLED optoelectronic/LED    photoelectric   
File Size396KB,12 Pages
ManufacturerAVAGO
Websitehttp://www.avagotech.com/
Download Datasheet Parametric View All

HCPL-250L-060 Overview

1 CHANNEL LOGIC OUTPUT OPTOCOUPLER, 1Mbps, 0.300 INCH, DIP-8

HCPL-250L-060 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVAGO
package instruction0.300 INCH, DIP-8
Reach Compliance Codecompliant
Other featuresUL RECOGNIZED, VDE APPROVED, OPEN COLLECTOR
ConfigurationSINGLE
Current transmission ratio - minimum value15%
Nominal data rate1 MBps
Maximum forward current0.02 A
Maximum forward voltage1.7 V
Maximum insulation voltage3750 V
JESD-609 codee0
Installation featuresTHROUGH HOLE MOUNT
Number of components1
Maximum on-state current0.008 A
Maximum operating temperature85 °C
Minimum operating temperature
Optoelectronic device typesLOGIC IC OUTPUT OPTOCOUPLER
Maximum power dissipation0.1 W
Minimum supply voltage2.7 V
surface mountNO
Terminal surfaceTin/Lead (Sn/Pb)
Base Number Matches1
HCPL-250L/050L/253L/053L
LVTTL/LVCMOS Compatible 3.3 V Optocouplers (1 Mb/s)
Data Sheet
Description
These diode-transistor optocouplers use an insulating
layer between a LED and an integrated photodetector
to provide electrical insulation between input and output.
Separate connections for the photodiode bias and
output-transistor collector increase the speed up to a
hundred times that of a conventional photo-transistor
coupler by reducing the base-collector capacitance.
These optocouplers are available in an 8-pin DIP and in
an industry standard SO-8 package. The following is a
cross reference table listing the 8-pin DIP part number
and the electrically equivalent SO-8 part number.
The SO-8 does not require "through holes" in a PCB. This
package occupies approximately one-third the foot-
print area of the standard dual-in-line package. The lead
profile is designed to be compatible with standard surface
mount processes.
These optocouplers can be used in LVTTL/LVCMOS or
wide bandwidth analog applications.
The common mode transient immunity of 1000 V/µs
minimum to typical at V
CM
= 10 V guaranteed for these
optocouplers.
8-Pin DIP
HCPL-250L
HCPL-253L
SO-8 Package
HCPL-050L
HCPL-053L
Features
• Low power consumption
• High speed: 1 Mb/s
• LVTTL/LVCMOS compatible
• Available in 8-pin DIP, SO-8
• Open collector output
• Guaranteed performance from temperature:
0˚C to +70˚C
• Safety approval, UL, CSA, IEC/EN/DIN EN 60747-5-2
Applications
• High voltage insulation
• Video signal isolation
• Power translator isolation in motor drives
• Line receivers
• Feedback element in switched mode power supplies
• High speed logic ground isolation – LVTTL/LVCMOS
• Replaces pulse transformers
• Replaces slow phototransistor isolators
• Analog signal ground isolation
Functional Diagram
HCPL–250L/HCPL–050L
NC 1
ANODE 2
CATHODE 3
NC 4
8 V
CC
7 V
B
6 V
O
5 GND
HCPL–253L/HCPL–053L
ANODE
1
1
CATHODE
1
2
CATHODE
2
3
ANODE
2
4
8 V
CC
7 V
O1
6 V
O2
5 GND
TRUTH TABLE
(POSITIVE LOGIC)
V
O
LED
LOW
ON
HIGH
OFF
A 0.1
µF
bypass capacitor must be
connected between pins 5 and 8.
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to
prevent damage and/or degradation which may be induced by ESD.
Show the process of WEBENCH design + design a FPGA power supply using Altera's 5AGXB7
1. Design topic: Design an FPGA power supply using Altera's 5AGXB7 2. Open the webench design tool [url]http://www.ti.com.cn/lsds/ti_zh/analog/webench/overview.page[/url] Enter FPGA/uP to input parame...
qwqwqw2088 Analogue and Mixed Signal
Can the IO port control the conduction of the transistor?
In the previous post "Shameful Design Mistakes", it is said that the IO port cannot control the conduction of the transistor. However, in actual use, the IO port is often used to directly control the ...
lixiaohai8211 Analog electronics
How to back up the entire TF card of Sitara Starter Kit?
Is there any way to back up the contents of a TF card as a whole, and when restoring the whole disk, it can ensure that the MLO boot file is the first file written to the TF card and retains the same ...
powerxlgood Embedded System
Why is the stm32f10x_it.c entry address function missing in the stm32 v3.5 library?
/** *************************************************** **************************** * @file Project/STM32F10x_StdPeriph_Template/stm32f10x_it.c * @author MCD Application Team * @version V3.5.0 * @dat...
xulongcheng2008 stm32/stm8
PCM1801
I am currently working on the acquisition and compression of audio and video signals. I would like to ask you all: Where do the three clock signals of pcm1801 come from, and how do they match and sync...
sunnyzeng1 Embedded System
Application of MCP2515 to FPGA
[table=98%] [tr][td][float=right] [/float] Hello seniors and masters, I am currently working on [url=https://bbs.eeworld.com.cn/forum-12-1.html]fpga[/url] graduation project, which involves using the ...
张子铭 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 490  1044  277  1897  95  10  22  6  39  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号