VE-24V-EW-F2 datasheet, PDF - EEWORLD Datasheet

VE-24V-EW-F2: Descriptionconverter mod DC/DC 5.8V 100w; CategoryPower/power management The power supply circuit; ManufacturerVICOR; Websitehttp://www.vicorpower.com/; Environmental Compliance

Download Datasheet Parametric View All

VE-24V-EW-F2 Overview

converter mod DC/DC 5.8V 100w

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	100 V
Minimum input voltage	55 V
Nominal input voltage	72 V
JESD-30 code	R-XDMA-P9
JESD-609 code	e3
Maximum load regulation	0.5%
Number of functions	1
Output times	1
Number of terminals	9
Maximum operating temperature	85 °C
Minimum operating temperature	-10 °C
Maximum output voltage	6.38 V
Minimum output voltage	2.9 V
Nominal output voltage	5.8 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	OTHER
Terminal surface	MATTE TIN OVER NICKEL
Terminal form	PIN/PEG
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	100 W
Fine-tuning/adjustable output	YES
Base Number Matches	1

I would like to ask about the Modelsim post-simulation error: [p=20, null, left][color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][color=#494949][font=Arial, 宋体][size=12px]The simulation timing and functions before the program are correct[/size][/fon...; godjohsn FPGA/CPLD

How to read and save the unencrypted 149 chip code: As the title says. Can IAR read and save the unencrypted 149 chip? What format is it in?...; votex威 Microcontroller MCU

After reading Freescale's new rules, is there anything you don't want to do?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i]After reading the rules of the new Freescale smart car competition, do you feel stressed? I can’t afford to hurt my electromagnetic chi...; 小小白 Electronics Design Contest

Hierarchical structure of embedded system software: The hierarchical structure of embedded system software has the embedded software layer of the operating system: Driver layer Program Real-time operating system (RTOS) Operating system application prog...; 空气 Embedded System

My sensortag finally arrived. Unboxing and downloading the CC2650STK SimpleLink SensorTag APP: [size=6][b]Specially bold, it is easier to see the download link now[/b][/size] [size=6][color=Red][b]CC2650STK SimpleLink SensorTag APP Download[/b][/color][/size]...; kejoy Wireless Connectivity

Allow Verilog to display state names when simulating state machines: Situation: When we use Verilog to code state machines, we usually use parameters to define the state names, so that we will not be confused by the string of 10s when writing Case statements. However, ...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components