EEWORLDEEWORLDEEWORLD

Part Number

Search

PAL12C2CNXXXX

Description
OT PLD, 35 ns, PDIP20
Categorysemiconductor    Programmable logic devices   
File Size408KB,14 Pages
ManufacturerETC
Download Datasheet Parametric View All

PAL12C2CNXXXX Overview

OT PLD, 35 ns, PDIP20

PAL12C2CNXXXX Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals20
Maximum operating temperature75 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Number of input and output buses0.0
Processing package descriptionPlastic, DIP-20
stateACTIVE
packaging shapeRectangle
Package SizeIN-line
Terminal formTHROUGH-hole
Terminal spacing2.54 mm
Terminal locationpair
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL EXTENDED
organize12 DEDICATED INPUTS, 0 I/O
Output functionCOMBINATORIAL
Programmable logic typeOT programmable logic device
propagation delay TPD35 ns
Dedicated input quantity12
Classic dual-core ARM bare metal development, SMP routines
I have been using Cyclone V for a long time, but I still don't know how to develop SMP bare-metal programs for two ARM cores. I searched for a long time over the Internet before I found an example, so...
zhuyue0414 FPGA/CPLD
Just a quick question: Is there anyone here that makes Elan microcontrollers?
I used to make Hetai MCU, but now I have changed to Elan EM78P5840. If anyone is familiar with it, please give me some pointers. I will keep it in mind! Thanks a lot!...
jxb01033016 MCU
Is there any expert who can give me some advice on how to make a perpetual calendar with MSP430F5529?
Is there any master who can guide me to make a perpetual calendar with MSP430F5529? Time is a bit tight. Can a master help me? Thank you very much....
一懒众衫小 Microcontroller MCU
FPGA controls 12864 LCD display
[i=s] This post was last edited by paulhyde on 2014-9-15 03:59 [/i] FPGA Control 12864 LCD Display...
495277071 Electronics Design Contest
Capturing the rising edge of the external signal, the modelsim simulation always has a red line
Use FPGA to capture the rising and falling edges of an external signal, and use modelsim to simulate. The result is always as shown in the figure. The capture object is fsmc_cs, pos_cs and neg_cs are ...
Maxwell_CZH FPGA/CPLD
What does DEFC( P1OUT , P1OUT_) mean in the header file?
#define P1IN_ (0x0020) /* Port 1 Input */ READ_ONLY DEFC( P1IN , P1IN_) #define P1OUT_ (0x0021) /* Port 1 Output */ DEFC( P1OUT , P1OUT_) #define P1DIR_ (0x0022) /* Port 1 Direction */ DEFC( P1DIR , P...
lan0o0 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1969  2406  117  1367  860  40  49  3  28  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号