PA7536PI-15 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> PA7536PI-15

PA7536PI-15: DescriptionPEEL Array-TM Programmable Electrically Erasable Logic Array; CategoryProgrammable logic devices Programmable logic; File Size239KB，10 Pages; ManufacturerAnachip; Websitehttp://www.anachip.com/

Download Datasheet Parametric Compare View All

PA7536PI-15 Overview

PEEL Array-TM Programmable Electrically Erasable Logic Array

PA7536PI-15 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Anachip
package instruction	,
Reach Compliance Code	unknow

Preview

Download Datasheet

View All

PA7536 PEEL Array™

Programmable Electrically Erasable Logic Array

Versatile Logic Array Architecture

- 12 I/Os, 14 inputs, 36 registers/latches

- Up to 36 logic cell output functions

- PLA structure with true product-term sharing

- Logic functions and registers can be I/O-buried

Ideal for Combinatorial, Synchronous and

Asynchronous Logic Applications

- Integration of multiple PLDs and random logic

- Buried counters, complex state-machines

- Comparators, decoders, multiplexers and

other wide-gate functions

High-Speed Commercial and Industrial Versions

- As fast as 9ns/15ns (tpdi/tpdx), 83.3MHz (f

MAX

)

- Industrial grade available for 4.5 to 5.5V V

and

-40 to +85 °C temperatures

CMOS Electrically Erasable Technology

- Reprogrammable in 28-pin DIP, SOIC and PLCC

packages

Flexible Logic Cell

- Up to 3 output functions per logic cell

- D,T and JK registers with special features

- Independent or global clocks, resets, presets,

clock polarity and output enables

- Sum-of-products logic for output enables

Development and Programmer Support

- Anachip WinPLACE Development Software

- Fitters for ABEL and other software

- Programming support by popular third-party

programmers

General Description

The PA7536 is a member of the Programmable Electrically

Erasable Logic (PEEL™) Array family based on ICT’s

CMOS EEPROM technology. PEEL™ Arrays free

designers from the limitations of ordinary PLDs by

providing the architectural flexibility and speed needed for

today’s programmable logic designs. The PA7536 offers a

versatile logic array architecture with 12 I/O pins, 14 input

pins and 36 registers/latches (12 buried logic cells, 12

Input registers/latches and 12 buried registers/latches). Its

logic array implements 50 sum-of-products logic functions

that share 64 product terms. The PA7536’s logic and I/O

cells (LCCs, IOCs) are extremely flexible offering up to

three output functions per cell (a total of 36 for all 12 logic

cells). Cells are configurable as D, T, and JK registers with

independent or global clocks, resets, presets, clock

polarity, and other special features, making the PA7536

suitable for a variety of combinatorial, synchronous and

asynchronous logic applications. The PA7536 offers pin

compatibility and super-set functionality to popular 28-pin

PLDs, such as the 26V12. Thus, designs that exceed the

architectures of such devices can be expanded upon. The

PA7536 supports speeds as fast as 9ns/15ns (tpdi/tpdx)

and 83.3MHz (f

MAX

) at moderate power consumption

105mA (75mA typical). Packaging includes 28-pin DIP,

SOIC, and PLCC (see Figure 1). Development and

programming support for the PA7536 is provided by

Anachip and popular third-party development tool

manufacturers.

Figure 1. Pin Configuration

I/CLK1

VCC

I/CLK2

I/O

GND

I/O

I/CLK1

VCC

I/CLK2

I/O

GND

I/O

Figure 2. Block Diagram

2 Input/

Global Clock Pins

Global

Cells

76 (38X2)

Array Inputs

true and

com plement

Buried

logic

Logic functions

to I/O cells

I/O

Cells

(IOC)

12 I/O Pins

12 Input Pins

Input

Cells

(INC)

S O IC

I/CLK1

I/CLK2

I/O

I/CL K1

In p ut C ells

I/O Ce lls

G lo ba l Ce lls

I/CL K2

I/O

G ND

I/O

L og ic Co ntro l C e lls

I/O

L og ic

Array

D IP

VCC

12 13 14 15 16 17 18

1 28 27 26

I/O

GND

I/O

Logic

Control

Cells

(LCC)

VC C

08 -16 -0 01A

2 sum terms

3 product term s

for Global Cells

48 sum term s

(four per LCC)

12 Logic Control Cells

up to 3 output functions per cell

(36 total output functions possible)

I/O

PLCC

P A7536

0 8-1 6-0 02 A

04-02-052A

PA7536PI-15 Related Products

	PA7536PI-15	PA7536	PA7536J-15	PA7536P-15	PA7536S-15	PA7536SI-15	PA7536JI-15
Description	PEEL Array-TM Programmable Electrically Erasable Logic Array	PEEL Array-TM Programmable Electrically Erasable Logic Array	PEEL Array-TM Programmable Electrically Erasable Logic Array	PEEL Array-TM Programmable Electrically Erasable Logic Array	PEEL Array-TM Programmable Electrically Erasable Logic Array	PEEL Array-TM Programmable Electrically Erasable Logic Array	PEEL Array-TM Programmable Electrically Erasable Logic Array
Is it Rohs certified?	incompatible	-	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Anachip	-	Anachip	Anachip	Anachip	Anachip	-
Reach Compliance Code	unknow	-	unknow	unknow	unknow	unknow	unknow

Recommended Resources

High-fidelity power amplifier using switching power supply 02

Forward rotation control circuit diagram with overload protection

Circuit diagram for adding ringing function to CT-999 type wireless telephone

3842 power correction circuit schematic diagram

Transistor amplification test circuit

NORELCO rechargeable electric shaver circuit

SN75LVDS84/DS90CF363B: Have you ever used these two chips? I am using it to convert the 5:6:5 format display signal into a differential signal and send it to the LCD display. However, this chip has 18 input data pins, which...; lygtian Embedded System

at89s51 watchdog subroutine: The usage of 89S51 watchdog function is as follows: In the initialization of the program, write 01EH first and then write 0E1H to the watchdog register (WDTRST address is 0A6H). The watchdog can be ac...; njlianjian 51mcu

Problems encountered when porting USBFN from 5.0 to 6.0: Back to the old business, porting 5.0BSP to 6.0, it was relatively smooth, but I can't get past the USBFN driver. Client uses serialusbfn.dll. Can you help me look at my print information to see if yo...; mjwqh Embedded System

Find the JTAG instructions for TMS320C24XX: The chip is controlled by JTAG in the debugging state, and the control of JTAG is completed through a set of special instructions. During emulation, the role of the emulator is to convert the high-lev...; pjtm Microcontroller MCU

Saturated Inductor and Its Application in Switching Power Supply: Saturated Inductor and Its Application in Switching Power Supply Abstract: The classification and basic physical characteristics of saturable inductors are introduced, and the applications of saturabl...; zbz0529 Power technology

The formation principle of Miller platform: [color=#3e3e3e]Before describing the Miller plateau, let's first look at the "culprit" Miller effect. [/color] [color=#3e3e3e]Assume an ideal reverse voltage amplifier with a gain of -Av as shown in F...; 木犯001号 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components