EEWORLDEEWORLDEEWORLD

Part Number

Search

365-23C-FREQ2

Description
CMOS/TTL Output Clock Oscillator, 16MHz Min, 30MHz Max
CategoryPassive components    oscillator   
File Size152KB,2 Pages
ManufacturerCTS
Download Datasheet Parametric View All

365-23C-FREQ2 Overview

CMOS/TTL Output Clock Oscillator, 16MHz Min, 30MHz Max

365-23C-FREQ2 Parametric

Parameter NameAttribute value
MakerCTS
Reach Compliance Codeunknown
Maximum control voltage4.5 V
Minimum control voltage0.5 V
maximum descent time8 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4/e0
linearity10%
Manufacturer's serial number365
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency30 MHz
Minimum operating frequency16 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeCMOS/TTL
Output load10 TTL, 50 pF
physical size20.574mm x 12.954mm x 5.08mm
longest rise time8 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
maximum symmetry60/40 %
Terminal surfaceGOLD/TIN LEAD
Base Number Matches1
CTS
Reeves
FREQUENCY PRODUCTS
Model 365
Low Cost HF VCXO
CRYSTALS
Features:
Frequency Range 2 to 160 MHz
Low Cost
PLL Technology above 30 MHz
HCMOS/TTL Compatible
14 Pin DIP Compatible Package
Standard Frequencies
CLOCKS
• Stabilities to
±25
ppm
The CTS Reeves Model 365 is a low cost VCXO,
enclosed in a 14 Pin DIP Package for use in Phase Lock Loop Applications. The use of PLL
technology above 30 MHz and its small size means more application flexibility. The Model 365
is available with a variety of pullability and stability options and is useful in almost any VCXO
application. Low noise means superior jitter performance in communication applications.
VCXOs
Electrical Specifications:
Parameter
Supply Voltage
Supply Current
2 to 30 MHz
30 to 160 MHz
Output Voltage Levels
Logic '1' Level:
Logic '0' Level:
Output Transition Times
Rise & Fall Time 2 to 30 MHz
Rise & Fall Time 30 to 160 MHz
Symmetry or Duty Cycle
*2.0 to 16.0 MHz
16.0 to 30.0 MHz
730.0 to 100 MHz
Over 100 MHz
Output Short-Circuit Current
1 minute max. duration
Fanout
CMOS Load 2 to 30 MHz
CMOS Load >30 to 100 MHz
CMOS Load >100 to 160 MHz
TTL Load
Start Up Time
Period Jitter (pk-pk)
2 to 30 MHz
30 to 160 MHz
30 to 160 MHz
Output Clock Frequency
Operational Temp Range
Frequency Stability
* 40/60% for TTL load applications
Symbol
V
DD
I
DD
I
DD
V
OH
V
OL
T
R,F
T
R,F
45
40
45
40
I
OS
4
0.5
8
5
55
60
55
60
150
50
30
15
10
10
Min
4.5
Typical
5.0
Max
5.5
35
75
Unit
Volts
mA
mA
Volts
Volts
nS
nS
%
%
%
%
mA
pF
pF
pF
Loads
mS
Absolute Maximum Ratings
Parameter
Supply Voltage
Voltage Control
Symbol
VDD
Vc
Min
-0.5
-0.5
Max
7.0
12.0
Unit
Volts
Volts
VCXO Specifications
Parameter
Symbol Min Nominal Max Unit
Control Voltage
Vc
0.5
2.5
4.5 Volts
Deviation range
100
±ppm
Linearity
10 %
Transfer Function
Positive
Input Impedance
50
KΩ
Modulation Rate
@ -3db
10 kHz
TCXOs
Test Conditions
CMOS
TTL
Symmetry
50% of waveform
1.5 Level
Load
2 to 30 MHz
50pF
10 TTL Loads
>30 to 100 MHz
30pF
10 TTL Loads
>100 to 160 MHz
15pF
10 TTL Loads
Rise & Fall Time
10% to 90%
.5V to 2.5V
of waveform
T
S
Maximum Current Ratings
Range
>30
>50
>80
>100
>130
in
to
to
to
to
to
MHz
50
80
100
1301
160
Current (mA) @ Vcc=5.50V
No Load 15pF 30pF 10TTL
35
40
45
35
35
40
50
35
35
45
55
35
40
50
N/A
40
45
65
N/A
55
OCXOs
fo
2
See Ordering Information
See Ordering Information
50
pS
200
pS
0.01 Unit Interval
160
MHz
171 COVINGTON DRIVE
BLOOMINGDALE,
IL 60108
Phone:
630-924-3500
Fax:
630-924-6610
67
How to Achieve Timing Closure in Complex FPGA Designs
[color=#333333][font=Arial]"Whack a Mole" is an old (before the electronic age) casual game. There are many holes on the table, and there is a mole hidden in each hole. When a mole comes out of the ho...
西点 FPGA/CPLD
[I contribute to the Xilinx Resource Center] Collection of papers from the first Xilinx Innovation Design Competition
Xilinx First Innovation Design Competition ProceedingsThe first innovative design competition hosted by Shenzhen Weibaishi and sponsored by Xilinx ended successfully this month. Since the competition ...
wanghongyang FPGA/CPLD
On the issue of if statement optimization
[color=#5d5d5d][font=Simsun]How can I optimize the structure of "if(A==128'd323)"? When I was programming, part of the algorithm required a structure like the above. As a novice, I don't know how to s...
杨小溪九 FPGA/CPLD
Why can’t I find the entrance to gifts that can be exchanged for E-coins?
Why can't I find the entrance to the gift that can be exchanged for E-coins? I hope it can be placed in a prominent position on the forum...
dwwzl Suggestions & Announcements
100 Questions on PCB Design Techniques
100 Questions on PCB Design Techniques...
xiaofeng0500 Analog electronics
【MSP430 compiler usage experience】+CCS and IAR
Here I will focus on CCS, which is the original MSP430! You know how important, convenient and flexible CCS is when using MSP430. :) Let me prove it slowly: The first time I came into contact with CCS...
an736007364 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2821  2059  2024  1392  1072  57  42  41  29  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号