D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
19-3519; Rev 0; 3/91
8-Channel Latchable Multiplexers
_______________General Description
Maxim’s DG528/DG529 are monolithic, 8-channel,
CMOS multiplexers with on-board address and control
latches that simplify design and reduce board space in
microprocessor-based applications. The DG528 is a
single-ended, 1-of-8 multiplexer, while the DG529 is a
differential, 2-of-8 multiplexer. These devices can oper-
ate as multiplexers or demultiplexers.
The DG528/DG529 have break-before-make switching
to prevent momentary shorting of the input signals.
Each device operates with dual supplies (±4.5V to
±20V) or a single supply (+5V to +30V). All logic inputs
are TTL and CMOS compatible. The Maxim
DG528/DG529 are pin and electrically compatible with
the industry-standard DG528/DG529.
____________________________Features
o
Low-Power, Monolithic CMOS Design
o
On-Board Address Latches
o
Break-Before-Make Input Switches
o
TTL and CMOS Logic Compatible
o
Microprocessor-Bus Compatible
o
r
DS(ON)
< 400Ω
o
Pin and Electrically Compatible with the Industry-
Standard DG528/DG529 and ADG528/ADG529
DG528/DG529
______________Ordering Information
PART
DG528CJ
TEMP. RANGE
0°C to +70°C
PIN-PACKAGE
18 Plastic DIP
________________________Applications
Data-Acquisition Systems
Automatic Test Equipment
Avionics and Military Systems
Communication Systems
Microprocessor-Controlled Systems
Audio-Signal Multiplexing
DG528CWN
0°C to +70°C
18 Wide SO
DG528CK
0°C to +70°C
18 CERDIP
DG528C/D
0°C to +70°C
Dice*
DG528DJ
-40°C to +85°C
18 Plastic DIP
DG528DN
-40°C to +85°C
20 PLCC
DG528EWN
-40°C to +85°C
18 Wide SO
DG528DK
-40°C to +85°C
18 CERDIP
DG528AZ
-55°C to +125°C
20 LCC**
DG528AK
-55°C to +125°C
18 CERDIP**
Ordering Information continued at end of data sheet.
* Contact factory for dice specifications.
** Contact factory for availability and processing to MIL-STD-883.
__________Typical Operating Circuit
+5V
-5V
_________________Pin Configurations
TOP VIEW
WR 1
A0 2
EN 3
18 RS
17 A1
16 A2
15 GND
IN1A
IN1B
IN2A
IN2B
IN3A
IN3B
IN4A
IN4B
WR RS A0 A1
MUX AND A/D CONTROL
DIFFERENTIAL INPUT FOR DATA-ACQUISITION SYSTEMS
OUTA
V- 4
DG529
OUTB
MAX133
µP
INTERFACE
S1 5
S2 6
S3 7
S4
8
DG528
14 V+
13 S5
12 S6
11 S7
10 S8
D 9
DIP/SO
Pin Configurations continued at end of data sheet.
1
________________________________________________________________
Maxim Integrated Products
Call toll free 1-800-998-8800 for free samples or literature.
8-Channel Latchable Multiplexers
DG528/DG529
ABSOLUTE MAXIMUM RATINGS
Voltage Referenced to V-
V+ ....................................................................................+44V
GND .................................................................................+25V
Digital Inputs V
S
, V
D .................................................
V- -2V to V+ +2V
or 20mA, whichever occurs first.
Current (any terminal, except S or D) .................................30mA
Continuous Current, S or D
Peak Current, S or D ...........................................................20mA
(pulsed at 1ms, 10% duty cycle max) ............................50mA
Continuous Power Dissipation (T
A
= +70°C) (Note 1)
18-Pin Plastic DIP (derate 11.11mW/°C above +70°C)...889mW
Note 1:
All leads are soldered or welded to PC board.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
18-Pin Wide SO (derate 9.52mW/°C above +70°C) ....762mW
18-Pin CERDIP (derate 10.53mW/°C above +70°C)....842mW
20-Pin PLCC (derate 10.00mW/°C above +70°C) .......800mW
20-Pin LCC (derate 9.09mW/°C above +70°C) ...........727mW
Operating Temperature Ranges
DG52_C_ ............................................................0°C to +70°C
DG52_D_/E_ ....................................................-40°C to +85°C
DG52_A_ .......................................................-55°C to +125°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10sec) .............................+300°C
ELECTRICAL CHARACTERISTICS
(V+ = 15V, V- = -15V, V
EN
= 2.4V, WR = 0V, RS = 2.4V, T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
PARAMETER
SWITCH
Analog-Signal Range
Drain-Source
On-Resistance
V
ANALOG
(Note 2)
V
D
= ±10V, V
AL
= 0.8V,
I
S
= -200µA, V
AH
= 2.4
(Note 3)
T
A
= +25°C,
T
MIN
T
A
= T
MAX
-15
270
15
400
500
-15
270
15
450
Ω
500
V
SYMBOL
CONDITIONS
MIN
DG52_A
DG52_C/D/E
UNITS
TYP
MAX MIN
TYP
MAX
r
DS(ON)
Greatest Change in Drain-
Source On-Resistance
∆r
DS(ON)
-10V < V
S
< 10V
Between Channels
Source-Off Leakage
Current
I
S(OFF)
V
EN
= 0V, V
S
= ±10V,
V
D
= ±10V
V
EN
= 0V,
V
S
= ±10V,
V
D
= ±10V
DG528
DG529
T
A
= +25°C
T
A
= +25°C
T
A
= T
MAX
T
A
= +25°C
T
A
= T
MAX
T
A
= +25°C
T
A
= T
MAX
-1
-50
-10
-10
6
-0.005
-0.005
-0.015
-0.008
1
50
10
200
10
100
10
200
10
100
1
1
30
-1
-30
-0.002
-0.01
1
-1
-30
-5
-50
-20
-20
-20
-200
-20
6
-0.005
-0.005
-0.015
-0.008
-0.03
-0.03
-0.015
5
50
20
200
20
100
20
200
20
100
1
1
30
-0.002
-0.01
1
%
nA
Drain-Off Leakage
Current
I
D(OFF)
-200 -0.015
-100 -0.008
-200 -0.015
-100 -0.008
nA
Drain-On Leakage
Current (Notes 3, 4)
INPUT
Address Input Current,
Input Voltage High
I
D(ON)
T
A
= +25°C -10
-0.03
V
AH
= 2.4V,
DG528
T
A
= T
MAX
-200 -0.03
V
S
= V
D
= ±10V,
V
AL
= 0.8V,
T
A
= +25°C -10 -0.015
DG529
V
EN
= 2.4V
T
A
= T
MAX
-100 -0.015
T
A
= +25°C
T
A
= T
MAX
T
A
= +25°C
T
A
= T
MAX
T
A
= +25°C
T
A
= T
MAX
-1
-30
-1
-0.006
-0.002
nA
-100 -0.015
-1
-30
-1
-0.006
-0.002
V
A
= 2.4V
I
AH
V
A
= 15V
µA
Address Input Current,
Input Voltage Low
2
I
AL
V
A
= RS = WR = 0V,
V
EN
= 0V or 2.4V
µA
_______________________________________________________________________________________
8-Channel Latchable Multiplexers
ELECTRICAL CHARACTERISTICS
(V+ = 15V, V- = -15V, V
EN
= 2.4V, WR = 0V, RS = 2.4V, T
A
= T
MIN
to T
MAX
, unless otherwise noted.)
PARAMETER
DYNAMIC
Switching Time of
Multiplexer
Break-Before-Make
Interval
Enable, Write Turn-On
Time
Enable, Reset Turn-Off
Time
Charge Injection
Off Isolation
Logic-Input
Capacitance
Source-Off
Capacitance
Drain-Off Capacitance
SUPPLY
Positive Supply
Current
Negative Supply
Current
MINIMUM INPUT TIMING
WR Pulse Width
AX, EN Data
Valid to WR
AX, EN Data
Valid after WR
RS Pulse Width
Note 2:
Note 3:
Note 4:
Note 5:
t
WW
t
DW
t
WD
t
RS
Figure 7
(Stabilization Time) Figure 7
(Hold Time) Figure 7
Figure 7; V
S
= 5V (Note 5)
300
180
30
500
150
120
10
150
300
180
30
500
15
12
10
150
ns
ns
ns
ns
I+
I-
V
EN
= V
AH
= 0V
V
EN
= V
AH
= 0V
T
A
= +25°C
T
A
= +25°C
-1.5
0.003
0.01
2.5
-1.5
0.003
0.01
2.5
mA
mA
t
TRANS
t
OPEN
Figure 1
Figure 2
T
A
= +25°C
T
A
= +25°C
T
A
= +25°C
T
A
= +25°C
T
A
= +25°C
0.4
0.2
1.0
0.4
4
68
1.5
1
4
68
1
0.2
1.5
1.5
1.5
µs
µs
µs
µs
pC
dB
SYMBOL
CONDITIONS
DG52_A
DG52_C/D/E
UNITS
TYP
MAX MIN
TYP
MAX
DG528/DG529
MIN
t
ON(EN, WR)
Figures 3, 4
t
OFF(EN, RS)
Figures 3, 5
Q
O
IRR
Figure 6
V
EN
= 0V, R
L
= 1kΩ,
C
L
= 15pF,
T
A
= +25°C
V
S
= 7V
RMS
, f = 500kHz
f = 1MHz
V
EN
= 0V, f = 140kHz,
V
S
= 0V
V
EN
= 0V,
f = 140kHz,
V
S
= 0V
T
A
= +25°C
T
A
= +25°C
C
IN
C
S(OFF)
2.5
5
25
12
2.5
5
25
pF
pF
DG528 T
A
= +25°C
DG529 T
A
= +25°C
C
D(OFF)
pF
12
Guaranteed by design.
Sequence each switch on.
I
D(ON)
is leakage from driver into on switch.
Reset pulse period must be at least 50µs during or after power-on.
_______________________________________________________________________________________
3
8-Channel Latchable Multiplexers
DG528/DG529
+2.4V
EN
RS
A0
A1
A2
GND
50Ω
+15V
V+
DG528
IN1
IN2 TO IN7
IN8
±10V
SWITCH
OUTPUT
V
O
35pF
±10V
LOGIC
INPUT
t
r
< 20ns
t
f
< 20ns
+3V
50%
0
LOGIC
INPUT
WR
OUT
V-
1M
-15V
SWITCH
OUTPUT
V
O
V
IN1
0
0.8V
IN8
V
IN8
0.8V
IN1
+2.4V
EN
RS
IN8 ON
t
TRANSITION
A0
LOGIC
INPUT
50Ω
A1
GND
+15V
IN1B
IN1A TO IN4A
OUTA, IN2B TO IN3B
IN4B
WR
OUTB
V-
1M
-15V
V+
DG529
±10V
SWITCH
OUTPUT
V
OB
35pF
t
TRANSITION
IN1 ON
±10V
Figure 1. Transition-Time Test Circuits
LOGIC
INPUT
t
r
< 20ns
t
f
< 20ns
+3V
50%
0
0V
V
IN
+3V
+1.5V
+1.5V
+2.4V
EN
RS
+15V
V+
IN_ AND
OUTA
OUTB
V-
1k
-15V
35pF
DG529
+5V
SWITCH
OUTPUT
V
O
SWITCH
OUTPUT
V
O
80%
LOGIC
INPUT
0V
t
OPEN
50Ω
A0, A1 (A2)
GND WR
Figure 2. Open-Time (B.B.M.) Interval Test Circuit
4
_______________________________________________________________________________________
京公网安备 11010802033920号
EEWORLD
