VE-231-MU-F2 datasheet, PDF - EEWORLD Datasheet

VE-231-MU-F2: Descriptionconverter mod DC/DC 12v 200w; CategoryPower/power management The power supply circuit; ManufacturerVICOR; Websitehttp://www.vicorpower.com/; Environmental Compliance

Download Datasheet Parametric View All

VE-231-MU-F2 Overview

converter mod DC/DC 12v 200w

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	VICOR
Reach Compliance Code	compliant
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Certification	UL; CE; VDE; CSA; TUV; BABT
Efficiency (main output)	80%
Maximum input voltage	60 V
Minimum input voltage	42 V
Nominal input voltage	48 V
JESD-30 code	R-XDMA-P9
JESD-609 code	e3
Maximum grid adjustment rate	0.2%
Maximum load regulation	0.2%
Number of functions	1
Output times	1
Number of terminals	9
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Maximum output voltage	13.2 V
Minimum output voltage	10.8 V
Nominal output voltage	12 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	MICROELECTRONIC ASSEMBLY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Protect	THERMAL; CURRENT; OUTPUT OVER VOLTAGE
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	OTHER
Terminal surface	MATTE TIN OVER NICKEL
Terminal form	PIN/PEG
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	200 W
Fine-tuning/adjustable output	YES

2010 Guangxi College Student Electronic Design Competition List: [i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...; huangxiao0801 Electronics Design Contest

Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?: FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...; shen19891209 FPGA/CPLD

Xu Jinglei's blog ranks first in the world: Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...; gaoyanmei Talking

How to design a delay device using VHDL: The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...; eeleader-mcu FPGA/CPLD

Notes on posting in this forum: [i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...; zhangf1982 Electronics Design Contest

FPGA application three levels: FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application 　　System-level applications combine FPGA with traditional computer te...; suifeng654456 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components