EEWORLDEEWORLDEEWORLD

Part Number

Search

AC15ZE0203J2K

Description
CAP,CERAMIC,20NF,100VDC,5% -TOL,5% +TOL,X7R TC CODE,-15,15% TC,2220 CASE
CategoryPassive components    capacitor   
File Size359KB,19 Pages
ManufacturerAVX
Environmental Compliance  
Download Datasheet Parametric View All

AC15ZE0203J2K Overview

CAP,CERAMIC,20NF,100VDC,5% -TOL,5% +TOL,X7R TC CODE,-15,15% TC,2220 CASE

AC15ZE0203J2K Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1218289303
package instruction, 2220
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.88
capacitance0.02 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.8 mm
JESD-609 codee4
length5.7 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTape, Plastic
positive tolerance5%
Rated (DC) voltage (URdc)100 V
size code2220
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceSilver/Palladium/Platinum (Ag/Pd/Pt)
Terminal shapeWRAPAROUND
width5 mm
AVX
European Space Agency and CECC
Ceramic Capacitor Products
European Space
www.avx.com
Version 10.10
I found that there are professionals who reply to posts in the forum?
You can pay attention to each section, some very old posts have been pushed up, but when I looked carefully, it turned out to be the same person! ~It seems that everyone should "learn" from this class...
wanghongyang Talking
Voice chip
[i=s]This post was last edited by paulhyde on 2014-9-15 09:28[/i] Design of intelligent recording and playback system based on ISD4000 series chip ([url=http://www.nkcpu.cn]www.nkcpu.cn[/url]...
fhyfm Electronics Design Contest
Want to learn MSP430 low-level driver development by yourself
I have been engaged in pure hardware development for more than a year since graduation. I am familiar with various test equipment, but I know nothing about software. I am self-studying the development...
卧龙生 Microcontroller MCU
(FPGA~2014-07-03) Do you understand the difference between blocking assignment “=” and non-blocking assignment “<=”?
[font=Tahoma][size=5]When I first learned Verilog HDL, I was confused by the "=" and "<=". Then I looked up Baidu and found a good article. I am not confused anymore. As follows, those who are still c...
天明 FPGA/CPLD
Is it better for children to go to university or learn professional skills in the future?
Everyone has thought about their children's future: is it better to go to university or learn technology? I have always preferred learning technology. It doesn't mean that going to university is usele...
哆啦A梦 Talking
Ming Deyang’s latest sharing---There is a new way to use FPGA state machine, four-stage state machine!
[i=s]This post was last edited by njiggih on 2017-2-14 16:12[/i] [align=center][font=黑体][size=26.0pt]Four-stage state machine[/size][/font][/align] [align=left]In FPGA, I believe that those who have e...
njiggih FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2266  1197  305  1408  2406  46  25  7  29  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号