EEWORLDEEWORLDEEWORLD

Part Number

Search

CY62146DV30LL

Description
4-Mbit (256K x 16) Static RAM
File Size301KB,11 Pages
ManufacturerCypress Semiconductor
Download Datasheet Compare View All

CY62146DV30LL Overview

4-Mbit (256K x 16) Static RAM

CY62146DV30
4-Mbit (256K x 16) Static RAM
Features
• Very high speed: 45 ns
• Wide voltage range: 2.20V–3.60V
• Pin-compatible with CY62146CV30
• Ultra-low active power
— Typical active current: 1.5 mA @ f = 1 MHz
— Typical active current: 8 mA @ f = f
max
• Ultra low standby power
• Easy memory expansion with CE, and OE features
• Automatic power-down when deselected
• CMOS for optimum speed/power
• Packages offered 48-ball BGA and 44-pin TSOPII
• Also available in Lead-free packages
an automatic power-down feature that significantly reduces
power consumption. The device can also be put into standby
mode reducing power consumption by more than 99% when
deselected (CE HIGH). The input/output pins (I/O
0
through
I/O
15
) are placed in a high-impedance state when: deselected
(CE HIGH), outputs are disabled (OE HIGH), both Byte High
Enable and Byte Low Enable are disabled (BHE, BLE HIGH),
or during a write operation (CE LOW and WE LOW).
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O
0
through I/O
7
), is
written into the location specified on the address pins (A
0
through A
17
). If Byte High Enable (BHE) is LOW, then data
from I/O pins (I/O
8
through I/O
15
) is written into the location
specified on the address pins (A
0
through A
17
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing the
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,
then data from the memory location specified by the address
pins will appear on I/O
0
to I/O
7
. If Byte High Enable (BHE) is
LOW, then data from memory will appear on I/O
8
to I/O
15
. See
the truth table at the back of this data sheet for a complete
description of read and write modes.
The CY62146DV30 is available in a 48-ball VFBGA, 44-pin
TSOPII packages.
Functional Description
[1]
The CY62146DV30 is a high-performance CMOS static RAM
organized as 256K words by 16 bits. This device features ad-
vanced circuit design to provide ultra-low active current. This
is ideal for providing More Battery Life™ (MoBL
) in portable
applications such as cellular telephones. The device also has
Logic Block Diagram
DATA IN DRIVERS
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
ROW DECODER
256K x 16
RAM Array
SENSE AMPS
I/O
0
–I/O
7
I/O
8
–I/O
15
COLUMN DECODER
BHE
WE
CE
OE
BLE
A
11
A
12
A
13
A
14
A
15
A
16
Note:
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
A
17
Cypress Semiconductor Corporation
Document #: 38-05339 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised February 2, 2005

CY62146DV30LL Related Products

CY62146DV30LL CY62146DV30L CY62146DV30 CY62146DV30L-55BVXI CY62146DV30L-70BVI CY62146DV30LL-45ZSXI CY62146DV30LL-55BVI CY62146DV30LL-55BVXI CY62146DV30LL-70BVI
Description 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM
LED, RGB, rotating LED, rotating ball
[url]http://v.youku.com/v_show/id_XMjQyODY4Nzcy.html[/url] Could you please tell me where to buy the materials to make this? Or what materials are needed? Please be more specific, thank you very much!...
1023186752 Integrated technical exchanges
Share: A summary of the most comprehensive answers to various questions in the 2019 e-sports competition
Saw this elsewhere, for reference only A summary of the most comprehensive answers to various questions in the 2019 e-sports competition The following is the most complete official answer currently co...
qwqwqw2088 Energy Infrastructure?
【E-book】Analysis of Electronic Design Competition Questions
[i=s]This post was last edited by paulhyde on 2014-9-15 03:32[/i] An analysis of the questions in an electronic design competition. Good luck to you all~~~ You need to use the Supernova Book Browser t...
open82977352 Electronics Design Contest
Live broadcast at 10:30 am today | A brief discussion on Microchip's FPGA products and intelligent embedded vision solutions
As computing loads shift to edge devices, Microchip's FPGA products have 30-50% lower total power consumption than similar mid-density FPGAs, including 5-10 times lower static power consumption, makin...
EEWORLD社区 FPGA/CPLD
Study experience of electronics major
Circuit Analysis--Analog Electronics--Digital Electronics--Signals and Systems--Data Structures--Electromagnetic Fields--Communication Principles--Microcomputer Principles--Microwaves--Single-Chip Mic...
chen8710 Talking
Verilog some simple questions and answers
1. Why do pulses always appear during simulation ? Is it competition? However, the graphs given by the experiment are perfect responses, but mine always shows a response waveform after a while after t...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2060  1940  2655  2374  70  42  40  54  48  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号