EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

FP65-1270-FT25W

Description
Fixed Resistor, Metal Film, 1W, 127ohm, 400V, 1% +/-Tol, 25ppm/Cel,
CategoryPassive components    The resistor   
File Size291KB,1 Pages
ManufacturerRCD Components Inc.
Websitehttp://www.rcdcomponents.com/
Environmental Compliance
Download Datasheet Parametric View All

FP65-1270-FT25W Overview

Fixed Resistor, Metal Film, 1W, 127ohm, 400V, 1% +/-Tol, 25ppm/Cel,

FP65-1270-FT25W Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid236982134
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL6.1
Other featuresFLAME PROOF
structureTubular
JESD-609 codee3
Lead diameter0.75 mm
Installation featuresTHROUGH HOLE MOUNT
Number of terminals2
Maximum operating temperature160 °C
Minimum operating temperature-55 °C
Package diameter4.5 mm
Package length11.5 mm
Package formAxial
method of packingTR
Rated power dissipation(P)1 W
Rated temperature70 °C
resistance127 Ω
Resistor typeFIXED RESISTOR
surface mountNO
technologyMETAL FILM
Temperature Coefficient25 ppm/°C
Terminal surfaceMatte Tin (Sn)
Terminal shapeWIRE
Tolerance1%
Operating Voltage400 V
$89 FPGA development board trial storm hits
$89 FPGA development board trial storm hits...
phdwong FPGA/CPLD
(Repost) Use of the National Standard Font Library
National standard font display http://hi.baidu.com/liangsir168/blog/item/0592c515ad722112c93d6d1a.htmlDot matrix fonts in UCDOS: HZK12, HZK16, HZK24, ASC12, ASC16How to use a large number of Chinese c...
zhouning201 MCU
LED application advantages and existing problems
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] [hide] In the world's electricity usage structure, lighting electricity accounts for about 19% of the total electricity consumpt...
探路者 Mobile and portable
There are a lot of questions recently, please don't mind.
As shown in the figure below, the reference is the typical schematic diagram of SP232E Attached is the data sheet of SP232E. I want to ask a few basic questions: 1. Is this the end of the connection? ...
呜呼哀哉 Analog electronics
How to solve the while ((IFG1 & UTXIFG0)==0); stop?
Initialization function: void S_Init() { P6SEL&=~(SCK+SDA+SVCC); //Select P6.3 P6.4 as IO port output, P6.5 input P6DIR|=(SCK+SVCC); P6DIR&=~SDA; BCSCTL1=(XT2OFF+RSEL2); //Turn off XT2, 1MHz DOC DCOCT...
BADBOSS Microcontroller MCU
Top-level modules instantiate a good style
When instantiating the top-level module of Verilog, it is best to annotate the signal input and output, so that it is easy to understand. trn_clk( trn_clk_c ), // I 0 e+ V! r8 j; t1 `3 L.trn_reset_n( ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 496  1585  1489  11  2458  10  32  30  1  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号