531AB698M483DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AB698M483DG

531AB698M483DG: DescriptionXO, Clock, 10MHz Min, 945MHz Max, 698.483MHz Nom,; CategoryPassive components oscillator; File Size127KB，12 Pages; ManufacturerSkyworks; Websitehttp://www.skyworksinc.com; Environmental Compliance

Download Datasheet Parametric View All

531AB698M483DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	531AB698M483DG	-	-	View	Buy Now

531AB698M483DG Overview

XO, Clock, 10MHz Min, 945MHz Max, 698.483MHz Nom,

531AB698M483DG Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	4037663014
Reach Compliance Code	compliant
frequency stability	20%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Nominal operating frequency	698.483 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	DILCC6,.2
Certification status	Not Qualified
Maximum slew rate	121 mA
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features



1 . 4 GH

)

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

Integrating circuit-precision rectifier circuit diagram

Fluorescent lamp electronic ballast circuit 4

Class A and B DC power amplifier circuit

Digital display voltage regulator circuit diagram

One-to-two telephone adapter circuit diagram

Computer floor fan circuit diagram 01

[Important Information] MSP430 implemented in Verilog: Briefly, the source code in the attachment is the design of the open source MSP430 on OPENCores.That is, an MSP430 is described in HDL language and supports GCC debugging, but does not support the com...; wstt Microcontroller MCU

Why does the download of some data stop after a while?: :victory: :victory: :victory: :lol :lol :lol I downloaded two files using Download Tornado, but it stopped after a while. What happened?...; ddllxxrr Embedded System

When making wince5.0 s3c2410 BSP, the problem of moving the original LCD driver to the Drivers of BSP: When making wince5.0 s3c2410 BSP, the original system LCD driver was moved to the Drivers of BSP, and the driver could not be loaded normally. The printout is as follows: The driver was not moved (ori...; djy0511 Embedded System

I would like to ask how much impact will resetting the microcontroller have on it?: [size=6][color=#ff0000]I have designed the software to reset the MCU as soon as there is an abnormal event. I would like to ask how much impact will it have on the MCU if I reset the MCU multiple time...; 馨曦 ARM Technology

Understanding ADC Noise, ENOB, and Effective Resolution: [table=98%] [tr][td][u][color=#000000] [/color][color=#a0522d] A key trend in ADCs is the move to higher resolution. This trend affects a range of applications, including factory automation, temperatu...; qwqwqw2088 Analogue and Mixed Signal

Problem of mixed display of Chinese and English on TFTLCD: I just burned a 32*32 Chinese character library for W25X16, and found that punctuation marks cannot be displayed. If I want to make a very natural display function to solve the mixed display, how can ...; yl20084784 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components