EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

T493A335J020BC62207280

Description
Tantalum Capacitor, Polarized, Tantalum (dry/solid), 20V, 5% +Tol, 5% -Tol, 3.3uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size1MB,26 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

T493A335J020BC62207280 Overview

Tantalum Capacitor, Polarized, Tantalum (dry/solid), 20V, 5% +Tol, 5% -Tol, 3.3uF, Surface Mount, 1206, CHIP

T493A335J020BC62207280 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid7076191652
package instruction, 1306
Reach Compliance Codenot_compliant
ECCN codeEAR99
capacitance3.3 µF
Capacitor typeTANTALUM CAPACITOR
dielectric materialsTANTALUM (DRY/SOLID)
ESR4000 mΩ
high1.6 mm
JESD-609 codee0
leakage current0.0007 mA
length3.2 mm
Installation featuresSURFACE MOUNT
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED PLASTIC, 13 INCH
polarityPOLARIZED
positive tolerance5%
Rated (DC) voltage (URdc)20 V
ripple current54.8 mA
size code1206
surface mountYES
Delta tangent0.06
Terminal surfaceTin/Lead (Sn90Pb10)
Terminal shapeJ BEND
width1.6 mm
[Prize-winning quiz] Xilinx network communication topic, win an LX9 Microboard development board!
Activity name: Read the special topic and win big prizes!!!   Xilinx Network Communication Special Topic, win an $89 LX9 Microboard development board.Event time: June 19th - July 18thActivity form: Re...
EEWORLD社区 FPGA/CPLD
How to use PCB layer stacking to control EMI radiation [Transfer]
There are many ways to solve the EMI problem. Modern EMI suppression methods include: using EMI suppression coatings, selecting appropriate EMI suppression components and EMI simulation design. This a...
eric_wang PCB Design
Resonance Prediction of Shielded Microwave PCB
...
yuandayuan6999 PCB Design
Can FPGA input negative voltage level?
I want to detect the zero-crossing point (50KHz) of a sinusoidal signal with a peak-to-peak value of -1.5V to +1.5V. I am afraid of causing glitches and do not want to add a pulse shaping circuit. Can...
godjohsn FPGA/CPLD
PXA300+WINCE5 enters systemidle immediately after the first supend->wake
I would like to ask you, my PDA will immediately enter systemidle after pressing the power button to enter suspend mode and then waking up (power button or plugging USB) after that. At this time, if t...
lightsite Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 854  410  1596  1511  1298  18  9  33  31  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号