IDT70T3599S166BF8 datasheet, PDF

Datasheet> All Categories > storage> storage> IDT70T3599S166BF8

IDT70T3599S166BF8: DescriptionDual-Port SRAM, 128KX36, 12ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208; Categorystorage storage; File Size427KB，28 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT70T3599S166BF8 Overview

Dual-Port SRAM, 128KX36, 12ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FPBGA-208

IDT70T3599S166BF8 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	TFBGA, BGA208,17X17,32
Contacts	208
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	12 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
JESD-30 code	S-PBGA-B208
JESD-609 code	e0
length	15 mm
memory density	4718592 bit
Memory IC Type	DUAL-PORT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of ports	2
Number of terminals	208
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TFBGA
Encapsulate equivalent code	BGA208,17X17,32
Package shape	SQUARE
Package form	GRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	2.5,2.5/3.3 V
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum standby current	0.015 A
Minimum standby current	2.4 V
Maximum slew rate	0.45 mA
Maximum supply voltage (Vsup)	2.6 V
Minimum supply voltage (Vsup)	2.4 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	20
width	15 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features:

◆

HIGH-SPEED 2.5V

256/128/64K x 36

IDT70T3519/99/89S

SYNCHRONOUS

DUAL-PORT STATIC RAM

WITH 3.3V OR 2.5V INTERFACE

– Data input, address, byte enable and control registers

– Self-timed write allows fast cycle time

Separate byte controls for multiplexed bus and bus

matching compatibility

Dual Cycle Deselect (DCD) for Pipelined Output Mode

2.5V (±100mV) power supply for core

LVTTL compatible, selectable 3.3V (±150mV) or 2.5V

(±100mV) power supply for I/Os and control signals on

each port

Industrial temperature range (-40°C to +85°C) is

available at 166MHz and 133MHz

Available in a 256-pin Ball Grid Array (BGA), a 208-pin

Plastic Quad Flatpack (PQFP) and 208-pin fine pitch Ball

Grid Array (fpBGA)

Supports JTAG features compliant with IEEE 1149.1

Due to limited pin count JTAG is not supported on the 208-

pin PQFP package

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

High-speed data access

– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/

4.2ns (133MHz)(max.)

– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)

Selectable Pipelined or Flow-Through output mode

Counter enable and repeat features

Dual chip enables allow for depth expansion without

additional logic

Interrupt and Collision Detection Flags

Full synchronous operation on both ports

– 5ns cycle time, 200MHz operation (14Gbps bandwidth)

– Fast 3.4ns clock to data out

– 1.5ns setup to clock and 0.5ns hold on all control, data, and

address inputs @ 200MHz

◆

Functional Block Diagram

FT/PIPE

1/0

0a 1a

0b 1b

0c 1c

0d 1d

1d 0d

1c 0c

1b 0b

1a 0a

1/0

FT/PIPE

R/W

1/0

B B

0 1

L L

B B B B

WWW W

2 3 3 2

L L R R

B B

1 0

R R

1/0

Dout0-8_L

Dout9-17_L

Dout18-26_L

Dout27-35_L

Dout0-8_R

Dout9-17_R

D out18-26_R

D out27-35_R

1d 0d 1c 0c 1b 0b 1a 0a

0a 1a 0b 1b 0c 1c 0d 1d

0/1

FT/PIPE

0/1

a bc d

dcb a

256/128/64K x 36

MEMORY

ARRAY

I/O

- I/O

35L

Din_L

Din_R

I/O

- I/O

35R

CLK

17L

(1)

REPEAT

ADS

CNTEN

17R(1)

CLK

Counter/

Address

Reg.

ADDR_L

ADDR_R

Counter/

Address

Reg.

REPEAT

ADS

CNTEN

TDI

TCK

TMS

TRST

0 L

CE1 L

R /

INTERRUPT

COLLISION

DETECTION

LOGIC

0 R

CE1 R

JTAG

TDO

COL

INT

COL

INT

(2)

NOTES:

1. Address A

is a NC for the IDT70T3599. Also, Addresses A

and A

are NC's for the IDT70T3589.

2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and OPTx

and the sleep mode pins themselves (ZZx) are not affected during sleep mode.

CONTROL

LOGIC

(2)

5666 drw 01

APRIL 2004

DSC 5666/6

Recommended Resources

Two motor delay control circuits

Differential amplifier circuit

X8120W universal tool milling electrical schematic circuit

Optical receiving circuit

Voltage stabilizing circuit using TBA281 (723)

Thyristor working performance quick test circuit

Share a RF power amplifier design guide: RF Power Amplifier Design Specifications and Guidelines Chapter 1 RF Power Amplifier Design Step 11.1 Determine the design plan 11.1.1 GSM and PHS base station systems1 1.1.2 CDMA and WCDMA base stati...; Stephenhu1984 RF/Wirelessly

Looking for technical cooperation for a project: video server development: If you are interested, please contact me: QQ: 76487572...; krg_07 Embedded System

How to make the Windows 2003 system driver respond to the MSI interrupt of the PCI-E device: When making a WDM driver for a PCI-E device, the device uses MSI interrupts, but it is said that Windows 2003 operating system does not support MSI interrupts. How can it be implemented? The following...; wangdong_wind Embedded System

Questions about the common emitter amplifier circuit (please review and approve by the moderator): [p=20, null, left][color=#333333][font=arial, 宋体, sans-serif, tahoma,]This question has troubled me for a long time. I hope to get the answer here. [/font][/color][/p][p=20, null, left][color=#333333]...; roarghy Power technology

[Electronic Essays] + How can the journey of the siege lion of Beauty and the Beast be without the company of the girl from Agilent: [b][color=#5E7384]This content is originally created by [size=3]blacksword[/size], a netizen of EEWORLD forum. If you need to reprint or use it for commercial purposes, you must obtain the author's co...; blacksword Test/Measurement

How should XP respond to interrupt requests?: How can I know that a serial port interrupt has occurred in XP, and then read the serial port data? Should I write a driver? What type of driver should I write? Thanks...; wchq1 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components