EEWORLDEEWORLDEEWORLD

Part Number

Search

521-25.0M-320B-10-TR

Description
TTL Output Clock Oscillator
CategoryPassive components    oscillator   
File Size136KB,2 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance  
Download Datasheet Parametric View All

521-25.0M-320B-10-TR Overview

TTL Output Clock Oscillator

521-25.0M-320B-10-TR Parametric

Parameter NameAttribute value
Is it lead-free?Yes
Is it Rohs certified?Yes
Reach Compliance Codecompliant
Is SamacsysN
Objectid1362123482
Maximum control voltage4.5 V
Frequency offset/pull rate10 ppm
longest rise time10 ns
Maximum supply voltage3.465 V
maximum symmetry60/40 %
Other featuresTR
Minimum control voltage0.5 V
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
Minimum supply voltage3.135 V
Output load10 TTL, 15 pF
Nominal supply voltage3.3 V
Ageing1 PPM/YEAR
frequency stability2%
Nominal operating frequency25 MHz
Oscillator typeTTL
Installation featuresSURFACE MOUNT
Number of terminals14
surface mountYES
Maximum operating temperature60 °C
Minimum operating temperature-10 °C
physical size18.3mm x 11.7mm x 4.7mm
Oscilent Corporation | 521 - 524 Series TCXO - Temperature Compensated Crystal Oscill... Page 1 of 2
TXCO Surface Mount
Series Number
Package
Description
Last Modified
521 ~ 524
FEATURES
14 Pin DIP Low Profile SMD
HCMOS / TTL / Clipped Sine
Jan. 01 2007
- High stable output over wide temperature range
- 4.7mm height max low profile TCXO
- Industry standard DIP 14 pin lead spacing
- RoHs / Lead Free compliant
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Output
Frequency Range
CONDITIONS
-
fo
Load
Output
Level
Low
Vs. Temp Range
Frequency Stability
Vs. Input Voltage (5%)
Vs. Load
Vs. Aging (@+25°C)
Input
Frequency Adjustment
Rise Time / Fall Time
Duty Cycle
Storage Temperature
Voltage Control Range
Voltage
Current
-
-
-
(TSTG)
-
10 max.
50 ±10% max.
-40 ~ +85
2.5 VDC ±2.0 Positive Transfer Characteristic
20 max. / 40 max.
±3.0 min.
-
-
-
-
High
521
TTL
522
HCMOS
1.20 ~ 100.0
10TTL Load or 15pF HCMOS Load
Max.
2.4 VDC
min.
0.4 VDC
max.
VDD -0.5 VDC
min.
0.5 VDC max.
See Table 1
±0.5 max.
±0.3 max.
±1.0 per year
+5.0 ±5% / +3.3 ±5%
3 max.
-
-
PPM
PPM
PPM
VDC
mA
PPM
nS
-
°C
-
523
Clipped Sine
9.60 ~ 35.0
10K ohm // 10pF
524
Compatible*
1.20 ~ 100.0
-
UNITS
-
MHz
-
1.0 Vp-p min.
-
-
*Compatible (524 Series) meets TTL and HCMOS mode simultaneously
TABLE 1 - FREQUENCY STABILITY - TEMPERATURE TOLERANCE
P/N Code
A
B
C
D
E
F
G
H
Temperature
Range
0 ~ +50
°
C
-10 ~ +60
°
C
-10 ~ +70
°
C
-20 ~ +70
°
C
-30 ~ +60
°
C
-30 ~ +70
°
C
-30 ~ +75
°
C
-40 ~ +80
°
C
Frequency Stability (PPM)
1.5
x
x
O
O
-
-
-
-
2.0
x
x
x
x
O
O
-
-
2.5
x
x
x
x
x
x
x
-
3.0
x
x
x
x
x
x
x
-
3.5
x
x
x
x
x
x
x
x
4.0
x
x
x
x
x
x
x
x
4.5
x
x
x
x
x
x
x
x
5.0
x
x
x
x
x
x
x
x
O
available all
Frequency
avail up to 25MHz
only
x
USB HOST does not load the file system?
I'll post another thread to make sure I understand this problem. To summarize the problem: I use the OTG driver, and now I directly connect the ID pin of the otg interface to the ground, and make corr...
exact0755 Embedded System
2440 development board + 7-inch LCD, the touch screen cannot be calibrated.
I just searched online and found that many netizens have encountered the same problem, which is mainly manifested as "when the touch screen is pressed and held, the area under the pen has a box that k...
hxje_12 Embedded System
How to achieve signal delay (rising edge is synchronous, but falling edge is delayed by several clocks)?
解决方法:PROC_ADJ_VSYNCS: process (CLK_IN,CLK)--可实现信号线延时variable VAR_VSYNC_CNT: std_logic_vector(3 downto 0):= "0000";constant CONST_VSYNC_CNT_MAX: std_logic_vector(3 downto 0):= "1100";beginif CLK_IN='1'...
eeleader FPGA/CPLD
A temperature tester based on FM20L08
[b]1 Introduction[/b] High temperature tester is mainly used for temperature tracking measurement and data acquisition during heating process. Through systematic analysis of test data, the temperature...
Test/Measurement
A cross-compilation problem [help]
/opt/mv_pro_4.0/montavista/pro/devkit/arm/v5t_le/bin/../lib/gcc/armv5tl-montavista-linuxeabi/3.4.3/../../../../armv5tl-montavista-linuxeabi/bin/ld: skipping incompatible /lib /libpthread.so.0 when sea...
821165254 ARM Technology
Extensive use of logic results in inability to communicate at high speed
Please ask the experts:The EP3C55 I use uses TTL to LVDS for external interface and TTL for internal output The external clock rate is 160M. I originally had several FPGA programs in different modes, ...
chenbinwy FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 911  1819  2570  894  358  19  37  52  18  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号