EEWORLDEEWORLDEEWORLD

Part Number

Search

71V421S35TFGI

Description
Dual-Port SRAM
Categorystorage    storage   
File Size135KB,15 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

71V421S35TFGI Overview

Dual-Port SRAM

71V421S35TFGI Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
package instruction,
Reach Compliance Codecompliant
Base Number Matches1
HIGH SPEED 3.3V
2K X 8 DUAL-PORT
STATIC RAM WITH
INTERRUPTS
Features
IDT71V321S/L
IDT71V421S/L
High-speed access
– Commercial: 25/35/55ns (max.)
– Industrial: 25ns (max.)
Low-power operation
– IDT71V321/IDT71V421S
Active: 325mW (typ.)
Standby: 5mW (typ.)
– IDT71V321/V421L
Active: 325mW (typ.)
Standby: 1mW (typ.)
Two
INT
flags for port-to-port communications
MASTER IDT71V321 easily expands data bus width to 16-
or-more-bits using SLAVE IDT71V421
On-chip port arbitration logic (IDT71V321 only)
BUSY
output flag on IDT71V321;
BUSY
input on IDT71V421
Fully asynchronous operation from either port
Battery backup operation—2V data retention (L only)
TTL-compatible, single 3.3V power supply
Available in 52-pin PLCC, 64-pin TQFP and STQFP
packages
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
Functional Block Diagram
OE
L
CE
L
R/W
L
OE
R
CE
R
R/W
R
I/O
0L
- I/O
7L
I/O
Control
BUSY
L
(1,2)
I/O
0R
-I/O
7R
I/O
Control
BUSY
R
A
10R
A
0R
(1,2)
A
10L
A
0L
Address
Decoder
11
MEMORY
ARRAY
11
Address
Decoder
CE
L
OE
L
R/W
L
ARBITRATION
and
INTERRUPT
LOGIC
CE
R
OE
R
R/W
R
INT
L
(2)
INT
R
3026 drw 01
(2)
NOTES:
1. IDT71V321 (MASTER):
BUSY
is an output. IDT71V421 (SLAVE):
BUSY
is input.
2.
BUSY
and
INT
are totem-pole outputs.
JANUARY 2010
1
©2010 Integrated Device Technology, Inc.
DSC-3026/11
Questions about dot matrix circuits
Dear seniors, I want to use 51 single chip microcomputer to control three dot matrix, how can I make it occupy the least I/O port? Please give me a circuit diagram or relevant chip information, please...
BHLGY 51mcu
DS64MB201 reference design for sata disk switching
The original poster is now using DS64MB201 to do a 2-to-1 switching of SATA disks. Is there any reference design available? Because I don't know how to connect some of the signal pins. It's just a sim...
朽木小七 TI Technology Forum
Can you guys see if I can change a component?
This is the speed control circuit diagram. Someone asked me if it is okay to replace the monolithic capacitor. And what is the function of this capacitor? Can anyone tell me more details? http://www.5...
ip602 Embedded System
How to connect BlueNRG-1 to SERVER in CLIENT mode
Most of the people on the Internet use BlueNRG-1 as a server. I want it to communicate with the server as a client. I used the client mode code of BLE_CHAT on the official website and connected to Blu...
fdding ST - Low Power RF
TI Wireless Connectivity BluetoothTM User Development Manual
The wireless world is very diverse, and each wireless connection technology has its own characteristics. The most important technologies include classic bluetooth, low-power bluetooth, Zigbee, Thread,...
Jacktang Wireless Connectivity
A method for ophthalmic B-mode ultrasound diagnosis
Abstract: This paper introduces an ophthalmic B-mode ultrasound diagnostic instrument that uses Winbond's W78E58 microcontroller as the control core and uses FPGA and large-capacity FIFO and other dev...
rain MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 794  2350  2555  403  2002  16  48  52  9  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号