EEWORLDEEWORLDEEWORLD

Part Number

Search

393550113

Description
Board Connector, 13 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size152KB,2 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Parametric View All

393550113 Overview

Board Connector, 13 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal

393550113 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMolex
Reach Compliance Codeunknown
Connector typeBOARD CONNECTOR
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number39355
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch3.5 mm
Termination typeSOLDER
Total number of contacts13
Base Number Matches1
Why do I see garbled comments when I get a program from my friend?
RTMy version isI'm using modelsim SE6.5. I checked other versions such as 6.2. Under the main menu "view", "encoding" select GB2312, but the version is different and I can't find it. I've just started...
kaisfree FPGA/CPLD
Solution to gedit not working in Ubuntu
Solution to gedit not working in UbuntuCategory: LINUXAfter su root, the gedit command cannot be used. As shown in the figure:jerry@jerry:~$ su rootpassword:root@jerry:/home/jerry# lsDesktop linux-2.6...
regove Linux and Android
CC2530 Download Board/Base
The project requires that the program cannot be downloaded on the product board, so it must be downloaded before welding. Therefore, I am looking for a CC2530/pin40 base. I would like to ask for advic...
DILIDILI RF/Wirelessly
About btfss and btfsc instructions
As shown in the figure, why the program can only display one number and not two numbers alternately....
windirection Microchip MCU
The clock clk is generated by the input a and b AND gate. How to program it as the clock signal of the D flip-flop in VHDL?
The clock clk is generated by the AND gate of input quantities a and b. How to program it as the clock signal of the D flip-flop in VHDL? It seems that clk cannot be defined as a variable or signal ty...
wuweiliang FPGA/CPLD
Rail pressure sensor
Have you ever made this product? Please share your experience....
zhaochong110 Sensor

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1612  514  1553  185  489  33  11  32  4  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号