EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-64743G4-343

Description
Serial IO/Communication Controller, CMOS, CQFP80
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size1MB,95 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-64743G4-343 Overview

Serial IO/Communication Controller, CMOS, CQFP80

BU-64743G4-343 Parametric

Parameter NameAttribute value
Filter levelMIL-PRF-38534
Maximum operating temperature70 °C
Minimum operating temperature
YTEOL7.25
Objectid1154986430
package instructionQFP, QFP80,1.1SQ,40
Country Of OriginTaiwan, USA
Is SamacsysN
Parts packaging codeQFP
Contacts80
Reach Compliance CodeCompliant
low power modeYES
Maximum supply voltage3.6 V
Temperature levelCOMMERCIAL
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
boundary scanNO
letter of agreementMIL-STD-1553B; MIL-STD-1760
Number of serial I/Os2
Minimum supply voltage3 V
technologyCMOS
Other featuresSEATED HGT-CALCULATED, ALSO SUPPORTS MIL-STD-1553A
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Address bus width16
maximum clock frequency20 MHz
Maximum data transfer rate0.125 MBps
External data bus width16
Nominal supply voltage3.3 V
surface mountYES
JESD-30 codeS-CQFP-G80
Certification statusNot Qualified
length22.35 mm
Maximum seat height3.302 mm
width22.35 mm
Number of terminals80
Encapsulate equivalent codeQFP80,1.1SQ,40
Package formFLATPACK
Terminal formGULL WING
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFP
Package shapeSQUARE
Terminal pitch1.016 mm
Terminal locationQUAD
Make sure the next
Card you purchase
has...
®
BU-6474X/6484X/6486X
MINI-ACE
®
MARK3/MICRO-ACE
®
*-TE
FEATURES
Fully Integrated 3.3 or 5.0 Volt, 1553
A/B Notice 2 Terminal
World’s First all 3.3 Volt Terminal
Transceiver Power-Down Options
World’s Smallest CQFP MIL-STD-1553
Device
80-pin Ceramic Flat/Gull Wing
Package or 324-Ball BGA Package
Enhanced Mini-ACE Architecture
Multiple Configurations:
- RT-only, 4K RAM
- BC/RT/Monitor, 4K RAM
DESCRIPTION
The Mini-ACE Mark3 and Micro-ACE-TE are the world's first MIL-STD-1553
terminals which can be powered entirely by +3.3 volts, thus eliminating the
need for a +5 volt power supply. With a package body of 0.880 inches square
and a gull wing "toe-to-toe" dimension of 1.110 inches, the Mini-ACE Mark3
is the industry's smallest ceramic gull-lead 1553 terminal. At 0.815 inches
square, the Micro-ACE-TE (BGA package) provides the smallest industry
footprint, enabling its use in applications where PC board space is at a pre-
mium.
These devices integrate dual 3.3 or 5 volt transceivers, 3.3 or 5.0 volt protocol
logic, and either 4K or 64K words of internal RAM. The architecture is identi-
cal to that of the Enhanced Mini-ACE, and most features are functionally and
software compatible with the previous Mini-ACE (Plus) and ACE genera-
tions.
A salient feature of the Mini-ACE Mark3 and Micro-ACE-TE is the advanced
bus controller architecture. This provides methods to control message sched-
uling, the means to minimize host overhead for asynchronous message
insertion, facilitate bulk data transfers and double buffering, and support
various message retry and bus switching strategies.
The remote terminal architecture provides flexibility in meeting all common
MIL-STD-1553 protocols. The choice of RT data buffering and interrupt
options provides robust support for synchronous and asynchronous messag-
ing, while ensuring data sample consistency and supporting bulk data trans-
fers. The monitor mode provides true message monitoring, and supports fil-
tering on an RT address/T-R bit/subaddress basis.
The Mini-ACE Mark3 and Micro-ACE-TE incorporate fully autonomous built-
in self-tests of internal protocol logic and RAM. The terminals provide
the
same flexibility in host interface configurations as the ACE/Mini-ACE, along
with a reduction in the host processor's worst case holdoff time.
- BC/RT/Monitor, 64K RAM
Supports 1553A/B Notice 2, McAir,
STANAG 3838 Protocols
MIL-STD-1553, McAir, and MIL-
STD-1760 Transceiver Options
Highly Flexible Host Side Interface
Compatible With Mini-ACE and ACE
Generations
Highly Autonomous BC with Built-In
Message Sequence Controller
Choice of Single, Double, and
Circular RT Buffering Options
Selective Message Monitor
Comprehensive Built-In Self-Test
Choice Of 10, 12, 16, or 20 MHz Clock
Inputs
Software Libraries and Drivers
available for Windows® 9x/2000/XP,
Windows NT®, VxWorks® and Linux
Available with Full Military
Temperature Range and Screening
FOR MORE INFORMATION CONTACT:
Technical Support:
1-800-DDC-5757 ext. 7771
Data Device Corporation
105 Wilbur Place
Bohemia, New York 11716
631-567-5600 Fax: 631-567-7358
www.ddc-web.com
subject to one or more patents pending.
All trademarks are the property of their respective owners.
© 2002 Data Device Corporation
*
The technology used in DDC’s Micro-ACE series of products may be
How does the Zigbee coordinator select the appropriate channel to create a network?
The creation of a Zigbee network must be completed by a coordinator. A Zigbee network has one and only one coordinator. The main tasks of the Zigbee coordinator when creating a network are to select t...
火辣西米秀 RF/Wirelessly
Consultation: Can STM32's I2S support 24Bit/192KHz audio data?
After reading the datasheet, STM32 should only support 8~96KHz sampling rate, right?I also read the macro definition#define I2S_AudioFreq_192k ((uint32_t)192000) in the library fileand I am a little c...
qihaijun stm32/stm8
I have a problem, please help me!
Recently I downloaded an ultrasonic distance measurement program from the Internet (because it is in C language, I can't understand it). After compiling, the error shown in the figure below appeared, ...
1386734 51mcu
How can I learn FPGA quickly?
How can I learn FPGA quickly?...
小柳叶 FPGA/CPLD
Detailed explanation of ADC of TMS320F28335
The TMS320F28335 contains a 12-bit AD converter with the following features: 12-bit ADC core with built-in (sample and hold) S/H Analog input: 0.0V to 3.0V (voltages above 3.0V produce full-scale conv...
Jacktang DSP and ARM Processors
alteraDSP seminar
[size=4][color=#ff0000][b]Date:[/b]August-October 2012[b]Technology:[/b] [url=http://www.altera.com.cn /devices/fpga/cyclone-v-fpgas/cyv-index.jsp]Cyclone V FPGA[/url]、 [url=http://www.altera.com.cn/d...
wstt FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 141  372  9  155  286  3  8  1  4  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号