EEWORLDEEWORLDEEWORLD

Part Number

Search

B4420QDS

Description
development boards & kits - coldfire pilot b4420qds rev 1.0
CategoryDevelopment board/suite/development tools   
File Size354KB,2 Pages
ManufacturerFREESCALE (NXP)
Environmental Compliance  
Download Datasheet View All

B4420QDS Online Shopping

Suppliers Part Number Price MOQ In stock  
B4420QDS - - View Buy Now

B4420QDS Overview

development boards & kits - coldfire pilot b4420qds rev 1.0

QorIQ Qonverge Platform
QorIQ Qonverge B4420QDS
Application Development System
For applications using the QorIQ Qonverge
B4420 baseband SoC
Overview
The QorIQ Qonverge B4420QDS development
system is a complete application development
environment intended for engineers developing
applications for the Freescale B4420 baseband
SoC processor. The B4420 processor includes
highly integrated MPU and DSP processor
cores containing two e6500 dual-thread Power
Architecture
®
cores, including the AltiVec
128-bit vector SIMD engine running at up
to 1.6 GHz, two StarCore SC3900FP DSPs
supporting up to 76.8 GMAC/s of fixed point
and up to 38.4 GFLOP/s of floating point with
each DSP core running at up to 1.2 GHz,
powerful baseband and transport accelerators
and high-speed interfaces pertinent to the
device high throughputs. This device targets
high-bandwidth, highly computational
baseband applications such as multicarrier,
multisector LTE (FDD and TDD), LTE-Advanced,
WCDMA/HSPA+, TD-SCDMA, GSM and WiMAX
base station applications. The B4420QDS is
intended to serve as a platform for software
and hardware development in an environment
using the B4420 processor.
QorIQ Qonverge B4420QDS Board Block Diagram
QorIQ Qonverge B4420QDS Board
25 M
SERDES2
FER CLK
I
2
C_CH1
25 M
SERDES2
FER CLK
Jitt. Alt
CLOCK
Synth
I
2
C_CH1
I
2
C_CH0
SPD1
DDR3
DDR3
DDR3
DDR3
DDR3
x16
x16
x16
x16
x16
DDR3
DDR3
DDR3
DDR3
DDR3
x16
x16
x16
x16
x16
CPRI CCM
CLK
25 M
122 MM
8X
4X
2X
2X
B4420
on
Socket
EMI2
EMI1
100 M/125 M/156.25 M
100 M/125 M/156.25 M
USB 2.0
UlPI
PHY
USB2SER
PHY
I
2
C_CH0
I
2
C_CH0
I
2
C_CH0
USB 2.0
eCWTAP
RJ-45
JTAG
Matrix
FPGA
UART
Switch
JTAG
Kinetis
MPC
VID
FPGA
Reset Logic
I
2
C Master
VID
1533 CLK-IN
GPIO2_3
SPD2
I
2
C_CH0
I
2
C-1
8-ch.
Boot
Switch
2
ca Neue LT Pro Bold 15 pt.
ca Neue LT Pro Medium 15 pt.
Prom Jet
NOR
Flash
Boot
On Socket
ule Small Arrowheads
DMX Master
FPGA
IFC
Module
NAND
Flash
Boot
SPI master
66.7 M
SYS
133 M
DOR
1866 M @ 4 GB in Two Ranks @ 64+ECC
122.88 M/125 M/
156.25 M
DDR-1
122.88 M
IFC
2X
16 x 16 Switch
SerDes1
VSC3316XJK
for Each
Direction
eSPI
AMC
Aurora
2X
DUAL
SGMII
PHY
VSC8662
SFP+
2x4
1/2
RJ-45
le Small (Default)/Large Arrowheads
SPI
Flash
IDC-10
RS232
ULPI
UART1
MII Master
4X
2X
AMC
le Small/Large Arrowheads
USB
ULPI
SerDes2
4X
USB 2.0
8 x 8 Switch
VSC3308XJM for
Each Direction
I
2
C_CH5
I
2
C_CH7
I
2
C_CH0
I C Boot
EEPROM
RTC
4X
SFP+
2x4
2/2
le Small/Large Arrowheads
System
EEPROM
le Small/Large Arrowheads
Optional
Event
COP
I
2
C_CH0
PCN
ON/OFF
12 V AMC
AMC
scale Technology
...
GPIO Test Field
AC/DC
Allegro Beginner's Graphic Tutorial
[i=s]This post was last edited by tiankai001 on 2014-5-21 00:04[/i] [align=center][b][size=4]Allegro Beginner's Graphic Tutorial[/size][/b][/align] [size=4][color=#333333][font=Helvetica, Tahoma, Aria...
tiankai001 Download Centre
EEWORLD University - How to design better high-performance power converters
How to design better high performance power converters : https://training.eeworld.com.cn/course/138...
zhangjianee Power technology
Quadrature Modulation
Recently I want to make something, a digital bridge, so I pay more attention to the implementation methods of amplitude and phase measurement. Now I would like to share an article with you: "Digital Q...
dontium RF/Wirelessly
[Raspberry Pi Pico Review] Raspberry Pi "chip" unboxing
[i=s]This post was last edited by 1nnocent on 2021-3-23 14:00[/i]I received the Raspberry Pi review board that I recently applied for review. As a worker who graduated from the Department of Electroni...
1nnocent DIY/Open Source Hardware
Request M4 underlying library
I'm looking for the underlying library of M4. Can anyone send me a copy? I'm in urgent need of it. :Cry::Cry::Cry:...
ZYQ974353945 Microcontroller MCU
The difference between Verilog RTL level and behavioral level description
The purpose of behavioral level description is to speed up simulation. The approach is to minimize the number of statements to be executed in an always block. The result is not for synthesis. RTL leve...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2833  850  678  2450  2482  58  18  14  50  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号