EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TATCA22.1184/16.665

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Technology Inc
Download Datasheet Parametric View All

PT7V4050TATCA22.1184/16.665 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TATCA22.1184/16.665 Parametric

Parameter NameAttribute value
package instructionDIP, DIP16,.3
Reach Compliance CodeUnknown
Is SamacsysN
Objectid106649243
Analog Integrated Circuits - Other TypesPHASE LOCKED LOOP
Nominal supply voltage (Vsup)5 V
surface mountNO
JESD-30 codeR-PDIP-T16
length20.32 mm
width7.62 mm
Number of functions1
Maximum supply current (Isup)60 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Number of terminals16
encapsulated codeDIP
Package formIN-LINE
Terminal locationDUAL
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
I hope you guys come and see
[color=#333333][font="][size=14px]Recently, I have seen many so-called intelligent tile machines, which only measure the height difference between the wall and the ground one point at a time. Some adv...
rorywang Talking
Source program and test program of TMS320C5515 series DSP
[font="][size=5][b]TMS320C5515 series DSP source code and test program[/b][/size][/font] [size=5][b][/b][/size]...
Jacktang Microcontroller MCU
Based on PSOC6 development board simulation I2C solution X-NUCLEO-IKS01A3 LSM6DSO
[i=s]This post was last edited by DavidZH on 2019-8-10 23:09[/i]Today I analyzed LSM6DSO, interface I simulated IIC, the driver was still the same as before, and verified the read ID:uint8_t LSM6DSO_R...
DavidZH MEMS sensors
Summary of work
Tetris tells us: mistakes will accumulate, success will disappear; Plants vs. Zombies tells us: we must always adjust our state to cope with different challenges; Angry Birds tells us: sometimes we ne...
yimeng1988 Talking about work
TYPE C digital audio headphones
Is there any master who can give me some advice? I just came into contact with digital audio headphones today and would like to know how to connect this product....
Wolfwhite Analog electronics
How to use MSP430 to design an amplitude and frequency measurement circuit?
(1) Frequency measurement circuit: frequency range, 1HZ---1MHZ (error is less than or equal to 0.1%) (2) Amplitude measurement circuit: (sine wave) amplitude range 0.1---1V amplitude resolution 10mv, ...
爱上你很简单FF Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 390  2355  348  1202  248  8  48  25  5  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号