5962R9663401VXC datasheet, PDF

Datasheet> All Categories > logic> logic> 5962R9663401VXC

5962R9663401VXC: Description4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDFP16, CERAMIC, FP-16; Categorylogic logic; File Size109KB，10 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

5962R9663401VXC Overview

4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDFP16, CERAMIC, FP-16

5962R9663401VXC Parametric

Parameter Name	Attribute value
Parts packaging code	DFP
package instruction	DFP, FL16,.3
Contacts	16
Reach Compliance Code	compliant
Other features	RADIATION HARDENED; INPUT AC PARAMETRIC VALUES NOT FROM POST RADIATION MEASUREMENT
series	4000/14000/40000
JESD-30 code	R-CDFP-F16
JESD-609 code	e4
Load capacitance (CL)	50 pF
Logic integrated circuit type	R-S LATCH
MaximumI(ol)	0.00064 A
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5/15 V
Prop。Delay @ Nom-Sup	405 ns
propagation delay (tpd)	405 ns
Certification status	Not Qualified
Filter level	MIL-PRF-38535 Class V
Maximum seat height	2.92 mm
Maximum supply voltage (Vsup)	18 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
total dose	100k Rad(Si) V
Trigger type	HIGH LEVEL
width	6.73 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CD4043BMS

CD4044BMS

December 1992

CMOS Quad 3 State R/S Latches

Pinout

CD4043BMS

TOP VIEW

Features

• High Voltage Types (20V Rating)

• Quad NOR R/S Latch- CD4043BMS

• Quad NAND R/S Latch - CD4044BMS

• 3 State Outputs with Common Output ENABLE

• Separate SET and RESET Inputs for Each Latch

• NOR and NAND Conﬁguration

• 5V, 10V and 15V Parametric Ratings

• Standardized Symmetrical Output Characteristics

• 100% Tested for Quiescent Current at 20V

• Maximum Input Current of 1µa at 18V Over Full Pack-

age-Temperature Range;

- 100nA at 18V and 25

• Noise Margin (Over Full Package Temperature Range):

- 1V at VDD = 5V

- 2V at VDD = 10V

- 2.5V at VDD = 15V

• Meets All Requirements of JEDEC Tentative Standard

No. 13B, “Standard Speciﬁcations for Description of ‘B’

Series CMOS Devices”

Q4 1

Q1 2

R1 3

S1 4

ENABLE 5

S2 6

R2 7

VSS 8

16 VDD

15 R4

14 S4

13 NC

12 S3

11 R3

10 Q3

9 Q2

NC = NO CONNECTION

CD4044BMS

TOP VIEW

Q4 1

NC 2

S1 3

R1 4

ENABLE 5

R2 6

S2 7

VSS 8

16 VDD

15 S4

14 R4

13 Q1

12 R3

11 S3

10 Q3

9 Q2

Applications

• Holding Register in Multi-Register System

• Four Bits of Independent Storage with Output ENABLE

• Strobed Register

• General Digital Logic

• CD4043BMS for Positive Logic Systems

• CD4044BMS for Negative Logic Systems

NC = NO CONNECTION

Description

CD4043BMS types are quad cross-coupled 3-state CMOS NOR

latches and the CD4044BMS types are quad cross-coupled 3-

state CMOS NAND latches. Each latch has a separate Q output

and individual SET and RESET inputs. The Q outputs are con-

trolled by a common ENABLE input. A logic “1” or high on the

ENABLE input connects the latch states to the Q outputs. A logic

“0” or low on the ENABLE input disconnects the latch states from

the Q outputs, results in an open circuit feature allows common

busing of the outputs.

The CD4043BMS and CD4044BMS are supplied in these 16-

lead outline packages:

Braze Seal DIP

Frit Seal DIP

Ceramic Flatpack

*CD4043B Only

*H4T

†H4T

*H1C

†HIE

*H3X †H6W

†CD4044B Only

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

File Number

3311

7-876

5962R9663401VXC Related Products

	5962R9663401VXC	5962R9663401VEC	CD4044BDMSR	CD4044BKMSR	CD4043BFMSR	CD4044BFMSR
Description	4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDFP16, CERAMIC, FP-16	4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDIP16, SIDE BRAZED, CERAMIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDFP16, CERAMIC, DFP-16	4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16	4000/14000/40000 SERIES, LOW LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16
Parts packaging code	DFP	DIP	DIP	DFP	DIP	DIP
package instruction	DFP, FL16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DFP, FL16,.3	FRIT SEALED, CERAMIC, DIP-16	FRIT SEALED, CERAMIC, DIP-16
Contacts	16	16	16	16	16	16
Reach Compliance Code	compliant	compliant	not_compliant	not_compliant	not_compliant	not_compliant
series	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000
JESD-30 code	R-CDFP-F16	R-CDIP-T16	R-CDIP-T16	R-CDFP-F16	R-GDIP-T16	R-GDIP-T16
JESD-609 code	e4	e4	e0	e0	e0	e0
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	R-S LATCH	R-S LATCH	R-S LATCH	R-S LATCH	R-S LATCH	R-S LATCH
MaximumI(ol)	0.00064 A	0.00064 A	0.00036 A	0.00036 A	0.00036 A	0.00036 A
Number of digits	4	4	4	4	4	4
Number of functions	1	1	1	1	1	1
Number of terminals	16	16	16	16	16	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DIP	DIP	DFP	DIP	DIP
Encapsulate equivalent code	FL16,.3	DIP16,.3	DIP16,.3	FL16,.3	DIP16,.3	DIP16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	IN-LINE	FLATPACK	IN-LINE	IN-LINE
power supply	5/15 V	5/15 V	5/15 V	5/15 V	5/15 V	5/15 V
Prop。Delay @ Nom-Sup	405 ns	405 ns	405 ns	405 ns	405 ns	405 ns
propagation delay (tpd)	405 ns	405 ns	405 ns	405 ns	405 ns	405 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Filter level	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V	MIL-PRF-38535 Class V
Maximum seat height	2.92 mm	5.08 mm	5.08 mm	2.92 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	18 V	18 V	18 V	18 V	18 V	18 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	NO	YES	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	GOLD	GOLD	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	THROUGH-HOLE	THROUGH-HOLE	FLAT	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
total dose	100k Rad(Si) V	100k Rad(Si) V	100k Rad(Si) V	100k Rad(Si) V	100k Rad(Si) V	100k Rad(Si) V
Trigger type	HIGH LEVEL	HIGH LEVEL	LOW LEVEL	LOW LEVEL	HIGH LEVEL	LOW LEVEL
width	6.73 mm	7.62 mm	7.62 mm	6.73 mm	7.62 mm	7.62 mm
Base Number Matches	1	1	1	1	-	-
Is it Rohs certified?	-	-	incompatible	incompatible	incompatible	incompatible
Peak Reflow Temperature (Celsius)	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum time at peak reflow temperature	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED

Recommended Resources

Power delay turn-on circuit

Resistance ratio detector circuit

Temperature control circuit connection circuit diagram a

Battery powered +12V fast memory programming power supply circuit diagram

Reverse Conducting Thyristor (RCT)

875p computer motherboard circuit diagram_096

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components