5ASXBB3G4F40I3N datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> 5ASXBB3G4F40I3N

5ASXBB3G4F40I3N: DescriptionField Programmable Gate Array, 670MHz, PBGA1517, ROHS COMPLIANT, FBGA-1517; CategoryProgrammable logic devices Programmable logic; File Size3MB，122 Pages; ManufacturerAltera (Intel); Environmental Compliance

Download Datasheet Parametric View All

5ASXBB3G4F40I3N Overview

Field Programmable Gate Array, 670MHz, PBGA1517, ROHS COMPLIANT, FBGA-1517

5ASXBB3G4F40I3N Parametric

Parameter Name	Attribute value
JESD-30 code	S-PBGA-B1517
JESD-609 code	e1
length	40 mm
Maximum seat height	2.7 mm
width	40 mm
Terminal location	BOTTOM
encapsulated code	BGA
surface mount	YES
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1 mm
Number of terminals	1517
Package body material	PLASTIC/EPOXY
Encapsulate equivalent code	BGA1517,39X39,40
Package form	GRID ARRAY
Package shape	SQUARE
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Nominal supply voltage	1.15 V
Is it Rohs certified?	Yes
Is it lead-free?	Yes
Contacts	1517
Reach Compliance Code	Compliant
Is Samacsys	N
Objectid	1326069659
Parts packaging code	BGA
package instruction	BGA, BGA1517,39X39,40
maximum clock frequency	670 MHz
Maximum supply voltage	1.18 V
Minimum supply voltage	1.12 V

Preview

Download Datasheet

View All

Arria V GX, GT, SX, and ST Device

Datasheet

December 2013

AV-51002-3.6

Datasheet

This datasheet describes the electrical characteristics, switching characteristics,

configuration specifications, and I/O timing for Arria

V devices.

Arria V devices are offered in commercial and industrial grades. Commercial devices

are offered in –C4 (fastest), –C5, and –C6 speed grades. Industrial grade devices are

offered in the –I3 and –I5 speed grades.

For more information about the densities and packages of devices in the Arria V

family, refer to the

Arria V Device Overview.

Electrical Characteristics

The following sections describe the operating conditions and power consumption of

Arria V devices.

Operating Conditions

Arria V devices are rated according to a set of defined parameters. To maintain the

highest possible performance and reliability of the Arria V devices, you must consider

the operating requirements described in this section.

101 Innovation Drive

San Jose, CA 95134

www.altera.com

QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark

Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their

respective holders as described at

www.altera.com/common/legal.html.

Altera warrants performance of its semiconductor

products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use

of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are

advised to obtain the latest version of device specifications before relying on any published information and before placing orders

for products or services.

ISO

9001:2008

Registered

December 2013

Altera Corporation

Feedback Subscribe

Recommended Resources

Full-step table merging route

SHD1006 single positive pressure fan full pressure starting circuit b

Connection between SLE4520 and SABA8051

555 DC voltage measuring instrument circuit diagram

PUT battery charger circuit

Long wave infrared detection circuit

Can you accept punch card?: A few days ago, a group of friends were having dinner together and they talked about a company in the same industry that not only required clocking in, but also required fingerprint clocking in. At th...; 向农 Talking about work

Talk about the classic books on FPGA that you have read (with prizes): [align=center][/align] [font=微软雅黑][size=4]Including knowing which classic books, you can recommend them to everyone. It is better to briefly introduce what is good about them. You can also complain ab...; 高进 Talking

The contents of the 30F5013 microcontroller will all be changed once the erase operation is performed.: Problems with ICSP download and programming of 30F5013 MCU: 1. For a new chip, all the data read out is 0xFFFFFF. 2. After the erase operation, the content at address 0x100 becomes 0x000000. After tha...; rpldesign Microchip MCU

Ask a few questions about SPI communication: I want to use Mega16 and ST7538 (an FSK power carrier modulation chip) to make a power carrier communication module. The specific connection is: Power line - ST7538 - (SPI communication) - Mega16 - (U...; 大能苗 Microchip MCU

TI Power Design Tips 29: [align=left][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif][font=Helvetica, Arial, sans-serif][font=Helvetica, Arial, sans-serif][font=Helvetica, Arial, sans-serif][font=Helvetica, Arial, sans...; trevor Analogue and Mixed Signal

Fun Oscilloscope + Running Polygons: [i=s]This post was last edited by sylar^z on 2020-4-11 18:17[/i]I made a running polygon using the stm32f407 core board. The polygons include triangles, squares, pentagons and hexagons, which are rand...; sylar^z Test/Measurement

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components