N25Q032A13ESEC0F TR datasheet, PDF

Datasheet> All Categories > semiconductor> memory> N25Q032A13ESEC0F TR

N25Q032A13ESEC0F TR: DescriptionFLASH - NOR 存储器 IC 32Mb（8M x 4） SPI 108 MHz 8-SO W; Categorysemiconductor memory; File Size1008KB，82 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric View All

N25Q032A13ESEC0F TR Overview

FLASH - NOR 存储器 IC 32Mb（8M x 4） SPI 108 MHz 8-SO W

N25Q032A13ESEC0F TR Parametric

Parameter Name	Attribute value
category
Maker	Micron Technology
series	-
Package	Tape and Reel (TR)
memory type	non-volatile
memory format	flash memory
technology	FLASH - NOR
storage	32Mb（8M x 4）
memory interface	SPI
Write cycle time - words, pages	8ms，5ms
Voltage - Power supply	2.7V ~ 3.6V
Operating temperature	-40°C ~ 85°C（TA）
Installation type	surface mount type
Package/casing	8-SOIC (0.209", 5.30mm wide)
Supplier device packaging	8-SO W
Clock frequency	108 MHz
Basic product number	N25Q032A13

Preview

Download Datasheet

View All

32Mb, 3V, Multiple I/O Serial Flash Memory

Features

Micron Serial NOR Flash Memory

3V, Multiple I/O, 4KB Sector Erase

N25Q032A

Features

•

SPI-compatible serial bus interface

108 MHz (MAX) clock frequency

2.7–3.6V single supply voltage

Dual/quad I/O instruction provides increased

throughput up to 432 MHz

Supported protocols

– Extended SPI, dual I/O, and quad I/O

Execute-in-place (XIP) mode for all three protocols

– Configurable via volatile or nonvolatile registers

– Enables memory to work in XIP mode directly af-

ter power-on

PROGRAM/ERASE SUSPEND operations

Continuous read of entire memory via a single com-

mand

– FAST READ

– QUAD or DUAL OUTPUT FAST READ

– QUAD or DUAL I/O FAST READ

Flexible to fit application

– Configurable number of dummy cycles

– Configurable output buffer

– RESET function available upon customer request

64-byte, user-lockable, one-time programmable

(OTP) dedicated area

Erase capability

– Subsector erase 4KB uniform granularity blocks

– Sector erase 64KB uniform granularity blocks

– Full-chip erase

• Write protection

– Software write protection applicable to every

64KB sector via volatile lock bit

– Hardware write protection: protected area size

defined by four nonvolatile bits (BP0, BP1, BP2,

and TB)

– Additional smart protections, available upon re-

quest

• Electronic signature

– JEDEC-standard, 2-byte signature (BA16h)

– Unique ID code: 17 read-only bytes, including:

• Two additional extended device ID bytes to

identify device factory options

• Customized factory data (14 bytes)

• Minimum 100,000 ERASE cycles per sector

• More than 20 years data retention

• Packages (JEDEC-standard, RoHS compliant)

– F4 = U-PDFN-8 4mm x 3mm (MLP8)

– F6 = V-PDFN-8 6mm x 5mm (MLP8)

– F8 = V-PDFN-8 8mm x 6mm (MLP8)

– 12 = T-PBGA-24b05 6mm x 8mm

– SC = SOP2-8 150 mils body width (SO8N)

– SF = SOP2-16 300 mils body width (SO16W)

– SE = SOP2-8 208 mils body width (SO8W)

•

CCMTD-1725822587-8448

n25q_32mb_3v_65nm.pdf - Rev. K 05/18 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

32Mb, 3V, Multiple I/O Serial Flash Memory

Features

Contents

Important Notes and Warnings ......................................................................................................................... 6

Device Description ........................................................................................................................................... 7

Features ....................................................................................................................................................... 7

Operating Protocols ...................................................................................................................................... 7

XIP Mode ..................................................................................................................................................... 7

Device Configurability .................................................................................................................................. 8

Signal Assignments ........................................................................................................................................... 9

Signal Descriptions ......................................................................................................................................... 11

Memory Organization .................................................................................................................................... 13

Memory Configuration and Block Diagram .................................................................................................. 13

Memory Map – 32Mb Density ......................................................................................................................... 14

Device Protection ........................................................................................................................................... 15

Serial Peripheral Interface Modes .................................................................................................................... 17

SPI Protocols .................................................................................................................................................. 19

Nonvolatile and Volatile Registers ................................................................................................................... 20

Status Register ............................................................................................................................................ 21

Nonvolatile and Volatile Configuration Registers .......................................................................................... 22

Enhanced Volatile Configuration Register .................................................................................................... 24

Flag Status Register ..................................................................................................................................... 25

Command Definitions .................................................................................................................................... 27

READ REGISTER and WRITE REGISTER Operations ........................................................................................ 29

READ STATUS REGISTER or FLAG STATUS REGISTER Command ................................................................ 29

READ NONVOLATILE CONFIGURATION REGISTER Command ................................................................... 29

READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command .................................. 30

WRITE STATUS REGISTER Command ......................................................................................................... 30

WRITE NONVOLATILE CONFIGURATION REGISTER Command ................................................................. 31

WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ................................. 31

READ LOCK REGISTER Command .............................................................................................................. 32

WRITE LOCK REGISTER Command ............................................................................................................ 33

CLEAR FLAG STATUS REGISTER Command ................................................................................................ 34

READ IDENTIFICATION Operations ............................................................................................................... 35

READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 35

READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 36

READ MEMORY Operations ............................................................................................................................ 39

PROGRAM Operations .................................................................................................................................... 43

WRITE Operations .......................................................................................................................................... 47

WRITE ENABLE Command ......................................................................................................................... 47

WRITE DISABLE Command ........................................................................................................................ 47

ERASE Operations .......................................................................................................................................... 49

SUBSECTOR ERASE Command ................................................................................................................... 49

SECTOR ERASE Command ......................................................................................................................... 49

BULK ERASE Command ............................................................................................................................. 50

PROGRAM/ERASE SUSPEND Command ..................................................................................................... 51

PROGRAM/ERASE RESUME Command ...................................................................................................... 53

ONE TIME PROGRAMMABLE Operations ....................................................................................................... 54

READ OTP ARRAY Command ...................................................................................................................... 54

PROGRAM OTP ARRAY Command .............................................................................................................. 54

XIP Mode ....................................................................................................................................................... 56

Activate or Terminate XIP Using Volatile Configuration Register ................................................................... 56

Activate or Terminate XIP Using Nonvolatile Configuration Register ............................................................. 56

CCMTD-1725822587-8448

n25q_32mb_3v_65nm.pdf - Rev. K 05/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

32Mb, 3V, Multiple I/O Serial Flash Memory

Features

Confirmation Bit Settings Required to Activate or Terminate XIP ..................................................................

Terminating XIP After a Controller and Memory Reset .................................................................................

Power-Up and Power-Down ............................................................................................................................

Power-Up and Power-Down Requirements ..................................................................................................

Power Loss Rescue Sequence ......................................................................................................................

AC Reset Specifications ...................................................................................................................................

Program and Erase Suspend Specifications ......................................................................................................

Absolute Ratings and Operating Conditions .....................................................................................................

DC Characteristics and Operating Conditions ..................................................................................................

AC Characteristics and Operating Conditions ..................................................................................................

Package Dimensions .......................................................................................................................................

Part Number Ordering Information .................................................................................................................

Revision History .............................................................................................................................................

Rev. K – 05/18 .............................................................................................................................................

Rev. J – 02/15 ..............................................................................................................................................

Rev. I – 04/13 ..............................................................................................................................................

Rev. H – 01/13 .............................................................................................................................................

Rev. G – 09/12 .............................................................................................................................................

Rev. F – 07/12 .............................................................................................................................................

Rev. E – 06/12 .............................................................................................................................................

Rev. D – 01/12 .............................................................................................................................................

Rev. C – 10/11 .............................................................................................................................................

Rev. B – 01/11 .............................................................................................................................................

Rev. A – 05/10 .............................................................................................................................................

CCMTD-1725822587-8448

n25q_32mb_3v_65nm.pdf - Rev. K 05/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

32Mb, 3V, Multiple I/O Serial Flash Memory

Features

List of Figures

Figure 1: Logic Diagram ................................................................................................................................... 8

Figure 2: 8-Pin, VDFPN8 – MLP8 and SOP2 – SO8W (Top View) ......................................................................... 9

Figure 3: 16-Pin, Plastic Small Outline – SO16 (Top View) .................................................................................. 9

Figure 4: 24-Ball TBGA (Balls Down) .............................................................................................................. 10

Figure 5: Block Diagram ................................................................................................................................ 13

Figure 6: Bus Master and Memory Devices on the SPI Bus ............................................................................... 18

Figure 7: SPI Modes ....................................................................................................................................... 18

Figure 8: Internal Configuration Register ........................................................................................................ 20

Figure 9: READ REGISTER Command ............................................................................................................ 29

Figure 10: WRITE REGISTER Command ......................................................................................................... 31

Figure 11: READ LOCK REGISTER Command ................................................................................................. 33

Figure 12: WRITE LOCK REGISTER Command ............................................................................................... 34

Figure 13: READ ID and MULTIPLE I/O Read ID Commands .......................................................................... 36

Figure 14: READ Command ........................................................................................................................... 40

Figure 15: FAST READ Command ................................................................................................................... 40

Figure 16: DUAL OUTPUT FAST READ ........................................................................................................... 41

Figure 17: DUAL INPUT/OUTPUT FAST READ Command .............................................................................. 41

Figure 18: QUAD OUTPUT FAST READ Command ......................................................................................... 42

Figure 19: QUAD INPUT/OUTPUT FAST READ Command ............................................................................. 42

Figure 20: PAGE PROGRAM Command .......................................................................................................... 44

Figure 21: DUAL INPUT FAST PROGRAM Command ...................................................................................... 44

Figure 22: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 45

Figure 23: QUAD INPUT FAST PROGRAM Command ..................................................................................... 45

Figure 24: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 46

Figure 25: WRITE ENABLE and WRITE DISABLE Command Sequence ............................................................ 48

Figure 26: SUBSECTOR and SECTOR ERASE Command .................................................................................. 50

Figure 27: BULK ERASE Command ................................................................................................................ 51

Figure 28: READ OTP Command .................................................................................................................... 54

Figure 29: PROGRAM OTP Command ............................................................................................................ 55

Figure 30: XIP Mode Directly After Power-On .................................................................................................. 57

Figure 31: Power-Up Timing .......................................................................................................................... 59

Figure 32: Reset AC Timing During PROGRAM or ERASE Cycle ........................................................................ 62

Figure 33: Serial Input Timing ........................................................................................................................ 62

Figure 34: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ................... 63

Figure 35: Hold Timing .................................................................................................................................. 64

Figure 36: Output Timing .............................................................................................................................. 65

Figure 37: V

PPH

Timing .................................................................................................................................. 65

Figure 38: AC Timing Input/Output Reference Levels ...................................................................................... 68

Figure 39: U-PDFN-8 4mm x 3mm (MLP8) – Package Code: F4 ........................................................................ 72

Figure 40: V-PDFN-8 6mm x 5mm (MLP8) – Package Code: F6 ........................................................................ 73

Figure 41: V-PDFN-8 8mm x 6mm (MLP8) – Package Code: F8 ........................................................................ 74

Figure 42: T-PBGA-24b05 6mm x 8mm – Package Code: 12 .............................................................................. 75

Figure 43: SOP2-8 (150 mils body width) – Package Code: SC ........................................................................... 76

Figure 44: SOP2-16 (300 mils body width) – Package Code: SF ......................................................................... 77

Figure 45: SOP2-8 (208 mils body width) – Package Code: SE ........................................................................... 78

CCMTD-1725822587-8448

n25q_32mb_3v_65nm.pdf - Rev. K 05/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

32Mb, 3V, Multiple I/O Serial Flash Memory

Features

List of Tables

Table 1: Signal Descriptions ...........................................................................................................................

Table 2: Sectors[63:0] .....................................................................................................................................

Table 3: Data Protection using Device Protocols .............................................................................................

Table 4: Memory Sector Protection Truth Table ..............................................................................................

Table 5: Protected Area Sizes – Upper Area .....................................................................................................

Table 6: Protected Area Sizes – Lower Area ......................................................................................................

Table 7: SPI Modes ........................................................................................................................................

Table 8: Extended, Dual, and Quad SPI Protocols ............................................................................................

Table 9: Status Register Bit Definitions ...........................................................................................................

Table 10: Nonvolatile Configuration Register Bit Definitions ...........................................................................

Table 11: Volatile Configuration Register Bit Definitions ..................................................................................

Table 12: Sequence of Bytes During Wrap .......................................................................................................

Table 13: Supported Clock Frequencies ..........................................................................................................

Table 14: Enhanced Volatile Configuration Register Bit Definitions ..................................................................

Table 15: Flag Status Register Bit Definitions ..................................................................................................

Table 16: Command Set .................................................................................................................................

Table 17: Lock Register ..................................................................................................................................

Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands .......................................

Table 19: Read ID Data Out ............................................................................................................................

Table 20: Extended Device ID, First Byte .........................................................................................................

Table 21: Serial Flash Discovery Parameter – Header Structure ........................................................................

Table 22: Parameter ID ..................................................................................................................................

Table 23: Command/Address/Data Lines for READ MEMORY Commands .......................................................

Table 24: Data/Address Lines for PROGRAM Commands ................................................................................

Table 25: Operations Allowed/Disallowed During Device States ......................................................................

Table 26: OTP Control Byte (Byte 64) ..............................................................................................................

Table 27: XIP Confirmation Bit .......................................................................................................................

Table 28: Effects of Running XIP in Different Protocols ....................................................................................

Table 29: Power-Up Timing and V

Threshold ...............................................................................................

Table 30: AC RESET Conditions ......................................................................................................................

Table 31: Suspend Parameters .......................................................................................................................

Table 32: Absolute Ratings .............................................................................................................................

Table 33: Operating Conditions ......................................................................................................................

Table 34: Input/Output Capacitance ..............................................................................................................

Table 35: AC Timing Input/Output Conditions ...............................................................................................

Table 36: DC Current Characteristics and Operating Conditions ......................................................................

Table 37: DC Voltage Characteristics and Operating Conditions ......................................................................

Table 38: AC Characteristics and Operating Conditions ...................................................................................

Table 39: Part Number Information ................................................................................................................

Table 40: Package Details ...............................................................................................................................

CCMTD-1725822587-8448

n25q_32mb_3v_65nm.pdf - Rev. K 05/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

Resistor spark suppression circuit a

Adjustable flasher

Stepless voltage regulating circuit for lamps

Ultra-linear tube single-ended class A amplifier

Computer motherboard circuit diagram 820 1_13

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components