PC28F128P33B85D datasheet, PDF

Datasheet> All Categories > semiconductor> memory> PC28F128P33B85D

PC28F128P33B85D: DescriptionFLASH - NOR 存储器 IC 128Mb 并联 52 MHz 85 ns 64-EasyBGA（8x10）; Categorysemiconductor memory; File Size1MB，111 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric View All

PC28F128P33B85D Overview

FLASH - NOR 存储器 IC 128Mb 并联 52 MHz 85 ns 64-EasyBGA（8x10）

PC28F128P33B85D Parametric

Parameter Name	Attribute value
category
Maker	Micron Technology
series	StrataFlash™
Package	tray
memory type	non-volatile
memory format	flash memory
technology	FLASH - NOR
storage	128Mb
memory organization	8M x 16
memory interface	in parallel
Clock frequency	52 MHz
Write cycle time - words, pages	85ns
interview time	85 ns
Voltage - Power supply	2.3V ~ 3.6V
Operating temperature	-40°C ~ 85°C（TC）
Installation type	surface mount type
Package/casing	64-TBGA
Supplier device packaging	64-EasyBGA（8x10）
Basic product number	PC28F128

Preview

Download Datasheet

View All

256Mb, 512Mb, 1Gb StrataFlash Memory

Features

Micron StrataFlash Embedded Memory

MT28GU256AAA2EGC-0AAT, MT28GU512AAA2EGC-0AAT,

MT28GU01GAAA2EGC-0AAT

Features

• High-performance read, program, and erase

– 106ns initial read access

– 108 MHz with zero wait-state synchronous burst

reads: 7ns clock-to-data output

– 133 MHz with zero wait-state synchronous burst

reads: 6ns clock-to-data output

– 8-, 16-, and continuous-word synchronous-burst

reads

– Programmable WAIT configuration

– Customer-configurable output driver impedance

– Buffered programming: 2.0 μs/word (TYP),

512Mb

– Block erase: 0.9s per block (TYP)

– 20μs (TYP) program/erase suspend

• Architecture

– 16-bit wide data bus

– Multilevel cell technology

– Symmetrically-blocked array architecture

– 256KB erase blocks

– 1Gb device: Eight 128Mb partitions

– 512Mb device: Eight 64Mb partitions

– 256Mb device: Eight 32Mb partitions

– Status register for partition/device status

– Blank check feature

• Quality and reliability

– Automotive temperature: –40°C to +105°C (Grade

2 AEC-Q100)

– Minimum 100,000 ERASE cycles per block

– More than 20 years data retention

– 65nm process technology

• Power

– Core voltage: 1.7– 2.0V

– I/O voltage: 1.7–2.0V

– Standby current: 60μA (TYP) for 512Mb

– Automatic power savings mode

– 16-word synchronous-burst read current: 23mA

(TYP) @ 108 MHz; 24mA (TYP) @ 133 MHz

• Software

– Micron

Flash data integrator (FDI) optimized

– Basic command set (BCS) and extended com-

mand set (ECS) compatible

– Common Flash interface (CFI) capable

• Security

– One-time programmable (OTP) space

64 unique factory device identifier bits

2112 user-programmable OTP bits

– Absolute write protection: V

= GND

– Power-transition erase/program lockout

– Individual zero latency block locking

– Individual block lock-down

• Density and packaging

– 256Mb, 512Mb, and 1Gb

– Address-data multiplexed interface

– 64-Ball TBGA

CCMTD-1725822587-2936

MT28GUxxxAAA2EGC-0AAT.pdf - Rev. F 5/18 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

256Mb, 512Mb, 1Gb StrataFlash Memory

Features

Contents

Important Notes and Warnings ......................................................................................................................... 8

General Description ......................................................................................................................................... 8

Functional Overview ........................................................................................................................................ 9

Configuration and Memory Map ..................................................................................................................... 10

Device ID ....................................................................................................................................................... 13

Package Dimensions ....................................................................................................................................... 14

Signal Assignments ......................................................................................................................................... 15

Signal Descriptions ......................................................................................................................................... 16

Bus Interface .................................................................................................................................................. 18

Reset .......................................................................................................................................................... 18

Standby ..................................................................................................................................................... 18

Output Disable ........................................................................................................................................... 18

Asynchronous Read .................................................................................................................................... 19

Synchronous Read ...................................................................................................................................... 19

Burst Wrapping .......................................................................................................................................... 19

End-of-Wordline Delay ............................................................................................................................... 20

Write .......................................................................................................................................................... 21

Command Definitions .................................................................................................................................... 22

Status Register ................................................................................................................................................ 24

Clear Status Register ................................................................................................................................... 25

Read Configuration Register ........................................................................................................................... 26

Programming the Read Configuration Register ............................................................................................ 27

Latency Count Code and Clock Frequency ................................................................................................... 28

Extended Configuration Register ..................................................................................................................... 29

Output Driver Control ................................................................................................................................ 29

Programming the Extended Configuration Register ...................................................................................... 30

Read Operations ............................................................................................................................................. 31

Read Array ................................................................................................................................................. 31

Read ID ...................................................................................................................................................... 31

Read CFI .................................................................................................................................................... 32

Read Status Register ................................................................................................................................... 32

WAIT Operation ......................................................................................................................................... 33

Programming Modes ...................................................................................................................................... 34

Control Mode ............................................................................................................................................. 34

Object Mode .............................................................................................................................................. 35

Program Operations ....................................................................................................................................... 39

Single-Word Programming .......................................................................................................................... 39

Buffered Programming ............................................................................................................................... 40

Buffered Enhanced Factory Programming ................................................................................................... 40

Erase Operations ............................................................................................................................................ 43

BLOCK ERASE ............................................................................................................................................ 43

SUSPEND and RESUME Operations ................................................................................................................ 44

SUSPEND Operation .................................................................................................................................. 44

RESUME Operation .................................................................................................................................... 45

BLANK CHECK Operation .............................................................................................................................. 46

Block Lock ..................................................................................................................................................... 47

One-Time Programmable Operations .............................................................................................................. 49

Programming OTP Area .............................................................................................................................. 51

Reading OTP Area ....................................................................................................................................... 51

Global Main-Array Protection ......................................................................................................................... 52

CCMTD-1725822587-2936

MT28GUxxxAAA2EGC-0AAT.pdf - Rev. F 5/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

256Mb, 512Mb, 1Gb StrataFlash Memory

Features

Power and Reset Specifications ....................................................................................................................... 53

Initialization .............................................................................................................................................. 53

Power-Up and Down .................................................................................................................................. 53

Reset .......................................................................................................................................................... 53

Automatic Power Saving ............................................................................................................................. 55

Power Supply Decoupling ........................................................................................................................... 55

Electrical Specifications .................................................................................................................................. 56

Electrical Specifications – DC Current and Voltage Characteristics and Operating Conditions ............................ 57

Electrical Specifications – AC Characteristics and Operating Conditions ........................................................... 60

AC Test Conditions ..................................................................................................................................... 60

AC Read Specifications ................................................................................................................................... 62

AC Read Timing .......................................................................................................................................... 63

AC Write Specifications ................................................................................................................................... 68

Electrical Specifications – Program/Erase Characteristics ................................................................................. 73

Common Flash Interface ................................................................................................................................ 74

READ CFI Structure Output ........................................................................................................................ 74

CFI ID String .............................................................................................................................................. 75

System Interface Information ...................................................................................................................... 75

Device Geometry Definition ....................................................................................................................... 76

Primary Micron-Specific Extended Query .................................................................................................... 78

Program Flowcharts ....................................................................................................................................... 84

Erase Flowcharts ............................................................................................................................................ 92

Block Lock and Protection Flowcharts ............................................................................................................. 96

Blank Check Flowcharts ................................................................................................................................. 100

AADM Mode ................................................................................................................................................. 103

AADM Feature Overview ............................................................................................................................ 103

AADM Mode Enable (RCR[4] = 1) ............................................................................................................... 103

Bus Cycles and Address Capture ................................................................................................................. 103

WAIT Behavior .......................................................................................................................................... 103

Asynchronous READ and WRITE Cycles ..................................................................................................... 104

Asynchronous READ Cycles ....................................................................................................................... 104

Asynchronous WRITE Cycles ..................................................................................................................... 106

Synchronous READ and WRITE Cycles ....................................................................................................... 107

Synchronous READ Cycles ......................................................................................................................... 107

Synchronous WRITE Cycles ....................................................................................................................... 110

System Boot .............................................................................................................................................. 110

Revision History ............................................................................................................................................ 111

Rev. F – 5/18 .............................................................................................................................................. 111

Rev. E – 6/15 .............................................................................................................................................. 111

Rev. D – 4/15 ............................................................................................................................................. 111

Rev. C – 2/15 .............................................................................................................................................. 111

Rev. B – 10/14 ............................................................................................................................................ 111

Rev. A – 12/13 ............................................................................................................................................ 111

CCMTD-1725822587-2936

MT28GUxxxAAA2EGC-0AAT.pdf - Rev. F 5/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

256Mb, 512Mb, 1Gb StrataFlash Memory

Features

List of Figures

Figure 1: Current Part Number Decoder ........................................................................................................... 2

Figure 2: 64-Ball TBGA (10mm x 8mm x 1.2mm) – Package Code: GC ............................................................... 14

Figure 3: 64-Ball TBGA (Top View, Balls Down) ............................................................................................... 15

Figure 4: Main Array Word Lines .................................................................................................................... 20

Figure 5: Wrap/No-Wrap Example ................................................................................................................. 20

Figure 6: End-of-Wordline Delay .................................................................................................................... 20

Figure 7: Configurable Programming Regions: Control Mode and Object Mode ............................................... 35

Figure 8: Configurable Programming Regions: Control Mode and Object Mode Segments ................................ 37

Figure 9: BLOCK LOCK Operations ................................................................................................................ 48

Figure 10: OTP Area Map ............................................................................................................................... 50

Figure 11: V

Supply Connection Example .................................................................................................... 52

Figure 12: RESET Operation Waveforms ......................................................................................................... 54

Figure 13: AC Input/Output Reference Waveform ........................................................................................... 60

Figure 14: Transient Equivalent Testing Load Circuit ....................................................................................... 60

Figure 15: Clock Input AC Waveform .............................................................................................................. 61

Figure 16: Asynchronous Single-Word Read .................................................................................................... 64

Figure 17: Synchronous 8- or 16-Word Burst Read (A/D MUX) ......................................................................... 65

Figure 18: Synchronous Continuous Misaligned Burst Read (A/D MUX) .......................................................... 66

Figure 19: Synchronous Burst with Burst-Interrupt (AD-MUX) ........................................................................ 66

Figure 20: Write Timing ................................................................................................................................. 69

Figure 21: Write to Write (A/D-MUX) ............................................................................................................. 70

Figure 22: Async Read to Write (A/D-MUX) .................................................................................................... 70

Figure 23: Write to Async Read (A/D-MUX) .................................................................................................... 71

Figure 24: Sync Read to Write (A/D-MUX) ...................................................................................................... 71

Figure 25: Write to Sync Read (A/D-MUX) ...................................................................................................... 72

Figure 26: Word Program Flow Chart .............................................................................................................. 84

Figure 27: Word Program Full Status Check Flow Chart ................................................................................... 85

Figure 28: Program Suspend/Resume Flow Chart ........................................................................................... 86

Figure 29: Buffer Programming Flow Chart ..................................................................................................... 88

Figure 30: Buffered Enhanced Factory Programming (BEFP) Flow Chart .......................................................... 90

Figure 31: Block Erase Flowchart .................................................................................................................... 92

Figure 32: Block Erase Full Status Check Flow Chart ........................................................................................ 93

Figure 33: Erase Suspend/Resume Flow Chart ................................................................................................ 94

Figure 34: Block Lock Operations Flow Chart .................................................................................................. 96

Figure 35: Protection Register Programming Flow Chart ................................................................................. 97

Figure 36: Protection Register Programming Full Status Check Flow Chart ....................................................... 99

Figure 37: Blank Check Flow Chart ................................................................................................................ 100

Figure 38: Blank Check Full Status Check Flow Chart ..................................................................................... 102

Figure 39: AADM Asynchronous READ Cycle (Latching A[MAX:0]) ................................................................. 105

Figure 40: AADM Asynchronous READ Cycle (Latching A[15:0] only) .............................................................. 105

Figure 41: AADM Asynchronous WRITE Cycle (Latching A[MAX:0]) ................................................................ 106

Figure 42: AADM Asynchronous WRITE Cycle (Latching A[15:0] only) ............................................................ 107

Figure 43: AADM Synchronous Burst READ Cycle (ADV# De-asserted Between Address Cycles) ....................... 109

Figure 44: AADM Synchronous Burst READ Cycle (ADV# Not De-asserted Between Address Cycles) ................ 109

Figure 45: AADM Synchronous Burst READ Cycle (Latching A[15:0] only) ....................................................... 110

CCMTD-1725822587-2936

MT28GUxxxAAA2EGC-0AAT.pdf - Rev. F 5/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Recommended Resources

Low power consumption and high power regulator circuit

Tremolo generator circuit diagram

Macro YP5-4B range hood circuit diagram

Data latching parallel one-way transfer

Oscillation circuit composed of flip-flop

Various waveform oscillators with good waveforms

What does 0x9f mean in AT45DB161D: FLASH_ID = SPI_FLASH_ReadID(); u32 SPI_FLASH_ReadID(void) { u32 Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0, Temp3; /* Select the FLASH: Chip Select low */ SPI_FLASH_CS_LOW();/* Send "RDID " instruction...; zhd6392 stm32/stm8

Which friends understand the principle of Bitcoin mining machine?: Which friends understand the principle of Bitcoin mining machine? Are there any large Bitcoin mining machine developers in China?...; jameswangsynnex Industrial Control Electronics

The latest EM flow meter solution, do you need it?: Electromagnetic flowmeter is one of the most widely used flow technologies and one of the most accurate in liquid flow measurement. How much do you know about it? [/size][/font][/color][/align] [align...; 电路艺术 Analog electronics

What every electronics engineer should know about oscilloscopes: Of all the test equipment that electronics engineers and technicians have at their disposal, the most useful is undoubtedly the oscilloscope. Oscilloscopes are powerful tools that allow electronics en...; Micsig麦科信 Integrated technical exchanges

Hot Must-Read丨20 Questions and Answers from Data Converters (ADI): ADI has compiled the[20 wonderful questions and answers] in the precision converter area in recent months for everyone. I hope you can use it~Click to view【Wonderful QA】FAQ ● About the hardware circui...; EEWORLD社区 Power technology

MCS51 naked framework C++ program source code (the third of the C++ naked running method series for vegetable farmers): /*------------------------------------------------------------------------ MCS51 naked framework C++ program source code (C++ naked method for beginners) This program mainly shows the MCU construction...; zhangyi 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components