531AA977M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AA977M000DGR

531AA977M000DGR: DescriptionLVPECL Output Clock Oscillator, 977MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA977M000DGR Overview

LVPECL Output Clock Oscillator, 977MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA977M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	977 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Digital circuit part of ICL7107 chip (2)

Y3150 gear hobbing machine control circuit

Common emitter - common collector amplifier

HT-82013 circuit

Fast spot welding machine circuit using thyristor switch

Ultra shortwave tuner circuit using integrated circuit TUA1001

What is the difference between online and offline in hi3516a?: , 255, 255)][font=Microsoft Yahei][size=4][backcolor=inherit][color=#444444][backcolor=rgb(255, 255, 255)] The collaboration modes of VI and VPSS are divided into the following two types (the mode swi...; 37°男人 DSP and ARM Processors

Keyless multifunctional TV remote control based on micromachined accelerometer: 1 IntroductionWith the rapid development of science and technology, people's daily necessities are constantly developing in the direction of easy operation, easy portability and intelligence. As an im...; Aguilera Microcontroller MCU

zstack low power timing issue: Dear experts, if(events & SERIALAPP_CMD_EVT) { HalUARTWrite( SERIAL_APP_PORT, sbuffer, 9); osal_start_timerEx( SerialApp_TaskID, SERIALAPP_CMD_EVT, 30000 ); return ( events ^ SERIALAPP_CMD_EVT ); } I ...; frulee RF/Wirelessly

AT32F437 Play (1) --- Collect and upload images: Thanks to Lemon Brother [url=home.php?mod=spaceuid=530227]@nmg[/url] for helping me apply for this chip. I was originally thinking of drawing a board, but I accidentally saw that this 100-pin AT32F437...; RCSN Domestic Chip Exchange

[C/C++] [Efficient C language] (Part 3) - How to optimize C language code (Must read for programmers): [table=98%] [tr][td]1. Choose the right algorithm and data structure. You should be familiar with the algorithm language and know the advantages and disadvantages of various algorithms. For specific i...; 小煜 Programming Basics

10 eBooks for learning ARM: 10 e-books for learning arm, good books for learning arm...; euler86xx MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components