EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

358L1843B4C2T

Description
振荡器 184.32 MHz LVDS VCXO 2.5V 启用/禁用 6-SMD,无引线
CategoryPassive components    oscillator   
File Size449KB,11 Pages
ManufacturerCTS [CTS Corporation]
Environmental Compliance
Download Datasheet Parametric View All

358L1843B4C2T Online Shopping

Suppliers Part Number Price MOQ In stock  
358L1843B4C2T - - View Buy Now

358L1843B4C2T Overview

振荡器 184.32 MHz LVDS VCXO 2.5V 启用/禁用 6-SMD,无引线

358L1843B4C2T Parametric

Parameter NameAttribute value
category
MakerCTS [CTS Corporation]
series358P/L
PackageTape and Reel (TR)
basic resonatorcrystal
typeVCXO
Functionenable/disable
outputLVDS
Voltage - Power supply2.5V
frequency stability±30ppm
绝对牵引范围 (APR)±50ppm
Operating temperature-20°C ~ 70°C
spread spectrum bandwidth-
Current - Power Supply (Maximum)65mA
grade-
Installation typesurface mount type
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Height - Installation (maximum)0.051"(1.30mm)
电流 - 供电(禁用)(最大值)22mA
frequency184.32 MHz
GPRS and CDMA issues on wince
Question 1: GPRS dial-up Internet access (serial port) can be successful, but each machine needs to be reconfigured every time the system is flashed. This configuration process is quite cumbersome. Ho...
qxqsz Embedded System
[Help] How to enable the Ethernet half-duplex MAC conflict retransmission mechanism of GD32F450?
Currently debugging Ethernet half-duplex, using RMII interface mode, and using FPGA code to artificially create Ethernet conflicts That is, when MAC sends, data is sent to MAC at the same time. I have...
心☆野 GD32 MCU
Vibration test bench
The output shaft is light in weight and strong in rigidity, and the common frequency of the axis is over 4000HZ. [img]http://www.giant-force.com.cn/chanpin/images/Article_common6.gif[/img]Using comput...
bjjufu Test/Measurement
Ask for analog electronics knowledge
Question: T9-T12 tubes form a complementary output stage, why is it said that "its voltage gain is equal to 1"? The complementary output stage expands the undistorted output voltage range, and the max...
whwshiyuan1984 Analog electronics
Master's thesis
Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...
shanshixin1983 FPGA/CPLD
System clock tick
Before starting the clock tick, do I have to create all the required tasks before starting it? In other words, after the clock tick is started, no new tasks can be created. I saw in the 2440 project t...
使者0123 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2813  421  829  61  1855  57  9  17  2  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号