EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC4418IUF#PBF

Description
OR 控制器 源极选择器开关 P 通道 2:1 20-QFN(4x4)
Categorysemiconductor    Multi-channel IC (PMIC)   
File Size2MB,30 Pages
ManufacturerADI
Websitehttps://www.analog.com
Download Datasheet Parametric View All

LTC4418IUF#PBF Overview

OR 控制器 源极选择器开关 P 通道 2:1 20-QFN(4x4)

LTC4418IUF#PBF Parametric

Parameter NameAttribute value
category
MakerADI
seriesPowerPath™
PackagePipe fittings
typeSource selector switch
FET typeP channel
Ratio - Input:Output2:1
internal switchyes
Current - Output (maximum)-
Voltage - Power supply40V
applicationIndustrial grade
Operating temperature-40°C ~ 85°C(TA)
Installation typesurface mount type
Package/casing20-WFQFN Exposed Pad
Supplier device packaging20-QFN(4x4)
Current - power supply52 µA
Basic product numberLTC4418
LTC4418
Dual Channel Prioritized
PowerPath Controller
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The
LTC
®
4418
connects one of two valid power supplies
to a common output based on priority and validity. Priority
is defined by pin assignment, with V1 assigned the higher
priority and V2 the lower priority. A power supply is defined
as valid when its voltage has been within its overvoltage
(OV) and undervoltage (UV) window continuously for at
least the configured validation time. If the highest priority
valid input falls out of the OV/UV window, the channel is
immediately disconnected and the other valid input is con-
nected to the common output. Multiple LTC4418s, as well
as triple channel LTC4417s, can be cascaded to provide
switchover between more than two inputs.
The LTC4418 incorporates fast non-overlap switching
circuitry to prevent both reverse and cross conduction
while minimizing output droop. The gate driver includes
a 6V clamp to protect external MOSFETs. A controlled
soft-start feature minimizes start-up inrush current. Open
drain
VALID
outputs indicate the input supplies have been
within their OV/UV window for the duration of the valida-
tion time. The validation time can be disabled or adjusted
using an external capacitor.
Selects Highest Priority Supply from Two Inputs
Blocks Reverse and Cross Conduction Currents
Wide Operating Voltage Range: 2.5V to 40V
–42V Protection Against Reverse Connection
60V Tolerant V1, V2 Inputs
Adjustable Input Validation Time
Fast Switchover Minimizes Output Voltage Droop
Low 26µA Operating Current
±1.5% Input Overvoltage/Undervoltage Protection
Adjustable Overvoltage/Undervoltage Hysteresis
Cascadable for Additional Input Supplies
20-Lead 4mm × 4mm QFN Package
APPLICATIONS
n
n
n
n
Industrial Handheld Instruments
High Availability Systems
Battery Backup Systems
Servers and Computer Peripherals
All registered trademarks and trademarks are the property of their respective owners.
TYPICAL APPLICATION
5V SYS
M1
FDS4465
M2
+
M3
FDS4465
M4
47nF
1.25A MAX OUTPUT
82µF
Priority Switching from V1 to V2
V2
2V/DIV
13.8V
12V WALL
ADAPTER
100nF
470nF
698
BAT46WJ
V1
1M
UV1
60.4k
OV1
226k
V2
1M
UV2
33.2k
OV2
78.7k
VS1
G1
VS2
G2
V
OUT
100k
VALID1
VALID2
100k
V
OUT
5V
V1
2V/DIV
LTC4418
CAS
INTV
CC
EN
SHDN
I
LOAD
= 1.25A
C
OUT
= 82µF
2ms/DIV
4418 TA01b
GND
HYS
255k
TMR
1nF
4418 TA01a
100nF
Document Feedback
For more information
www.analog.com
1
Rev A
Share an ARM OS project package (based on STM32F103 on-chip resources).
[i=s]This post was last edited by sky9218 on 2019-6-5 10:31[/i]I am posting a work for learning operating systems. It runs on a system with simple on-chip resources of STM32F103. The source code has o...
sky9218 stm32/stm8
MSP-EXP430F5529LP Development Board 005-PWM Library Function + Clock Configuration
The most difficult part for me when switching from 32 to MSP430 is its clock configuration. After referring to some online information and reading for a few days, I finally got a general understanding...
火辣西米秀 Microcontroller MCU
Now we have to call on the great god----About LWIP
[i=s]This post was last edited by yl20084784 on 2016-7-23 19:18[/i] Hardware: stm32+DP83848 Problem: After building the LWIP (callback function version) web server, use the browser to open the web pag...
yl20084784 stm32/stm8
Power Engineer!!! Click here
[i=s]This post was last edited by wangerxian on 2022-3-14 17:10[/i]As an indispensable technology in the project development process, power technology can be subdivided into ACDC, DCDC, LDO, charging ...
buildele Power technology
【Design Tools】Joint logic design method based on Matlab and ISE tools
Joint logic design method based on Matlab and ISE tools...
小笼包 FPGA/CPLD
TMS320F2812 chip package library
TMS320F2812 chip package library...
呱呱 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 330  192  1041  2070  1136  7  4  21  42  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号