EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5-1814817-1

Description
同轴连接器(RF) - 适配器 UHF 插孔,母插口 至 UHF 插孔,母插口 -
CategoryThe connector    RF connector/coaxial connector   
ManufacturerTE Connectivity
Websitehttp://www.te.com
Environmental Compliance
Download Datasheet Parametric View All

5-1814817-1 Online Shopping

Suppliers Part Number Price MOQ In stock  
5-1814817-1 - - View Buy Now

5-1814817-1 Overview

同轴连接器(RF) - 适配器 UHF 插孔,母插口 至 UHF 插孔,母插口 -

5-1814817-1 Parametric

Parameter NameAttribute value
category
MakerTE Connectivity
series-
PackageBulk
Adapter typejack to jack
conversion typeSame series
Adapter seriesUHF to UHF
中心公母mother form to mother form
Convert from (adapter side)UHF jack, female jack
Convert to (adapter side)UHF jack, female jack
impedance-
styleStraight
Installation typefree hanging
Installation features-
Fastening typeThreaded, threaded
Intrusion protection-
Center contact platingnickel
characteristic-
include-
Matrix materialzinc alloy
substrate surfacenickel
center contact materialbrass
dielectric materials聚甲醛(POM)缩醛
Number of patches-
Insertion loss-
Operating temperature-
Basic product number1814817
LC Oscillator Circuit Analysis
[backcolor=rgb(239, 245, 249)][size=14px]The purpose of the circuit should be to generate a small sinusoidal current on the collector of Q2, and then output it to the next stage of transistor/op amp f...
jplzl10000 Analog electronics
Equivalent circuit diagram of analog filter
Can the analog filters we often talk about be equivalent to series or parallel circuits of capacitors and inductors?...
secondlife110 RF/Wirelessly
How to stop WINCE from booting?
I got a board from my friend. There is already a program on his board. The program runs automatically as soon as the computer is turned on, and runs in full screen. I can't exit the program no matter ...
神童一休 Embedded System
Xilinx FPGA Design Advanced (Advanced Edition)
...
至芯科技FPGA大牛 FPGA/CPLD
About the update of Verilog state machine
I have just started to learn FPGA, and I would like to ask a question about state machine from Verilog master. A common way to write state machine in Verilog is always @(posedge clk, negedge reset) be...
liluchang1993 FPGA/CPLD
A fresh start
[i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] [i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] Come on!...
琴箫雨霁 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2063  1030  1920  225  2321  42  21  39  5  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号