30-00364 datasheet, PDF - EEWORLD Datasheet

30-00364: Description2 芯多芯线缆灰色 26AWG - 16.40'（5.00m）; CategoryWire/cable Multi-core cable; ManufacturerTensility International Corporation; Websitehttp://tensility.com/; Environmental Compliance

Download Datasheet Parametric View All

30-00364 Overview

2 芯多芯线缆灰色 26AWG - 16.40'（5.00m）

Parameter Name	Attribute value
category
Maker	Tensility International Corporation
series	-
Package	Bulk
Cable type	multi-core
Number of conductors	2
Wire gauge	26AWG
Number of wire strands	7/34
conductor material	Copper, tin plated
Sheath (insulation) material	Polyvinyl chloride (PVC)
Sheath (insulation) diameter	0.150"（3.81mm）
Shield type	-
length	16.40'（5.00m）
Sheath color	grey
grade	UL Type 2464
characteristic	-
Voltage	300 V
Operating temperature	80°C
application	-
Sheath (insulation) thickness	0.0299"（0.759mm）
conductor insulation	Polyvinyl chloride (PVC)
shielding material	-
屏蔽覆盖范围	-

Classic dual-core ARM bare metal development, SMP routines: I have been using Cyclone V for a long time, but I still don't know how to develop SMP bare-metal programs for two ARM cores. I searched for a long time over the Internet before I found an example, so...; zhuyue0414 FPGA/CPLD

Just a quick question: Is there anyone here that makes Elan microcontrollers?: I used to make Hetai MCU, but now I have changed to Elan EM78P5840. If anyone is familiar with it, please give me some pointers. I will keep it in mind! Thanks a lot!...; jxb01033016 MCU

Is there any expert who can give me some advice on how to make a perpetual calendar with MSP430F5529?: Is there any master who can guide me to make a perpetual calendar with MSP430F5529? Time is a bit tight. Can a master help me? Thank you very much....; 一懒众衫小 Microcontroller MCU

FPGA controls 12864 LCD display: [i=s] This post was last edited by paulhyde on 2014-9-15 03:59 [/i] FPGA Control 12864 LCD Display...; 495277071 Electronics Design Contest

Capturing the rising edge of the external signal, the modelsim simulation always has a red line: Use FPGA to capture the rising and falling edges of an external signal, and use modelsim to simulate. The result is always as shown in the figure. The capture object is fsmc_cs, pos_cs and neg_cs are ...; Maxwell_CZH FPGA/CPLD

What does DEFC( P1OUT , P1OUT_) mean in the header file?: #define P1IN_ (0x0020) /* Port 1 Input */ READ_ONLY DEFC( P1IN , P1IN_) #define P1OUT_ (0x0021) /* Port 1 Output */ DEFC( P1OUT , P1OUT_) #define P1DIR_ (0x0022) /* Port 1 Direction */ DEFC( P1DIR , P...; lan0o0 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components