EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74LS299N

Description
8-Input Universal Shift/Storage Register with
Categorylogic    logic   
File Size59KB,6 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

DM74LS299N Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74LS299N - - View Buy Now

DM74LS299N Overview

8-Input Universal Shift/Storage Register with

DM74LS299N Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerFairchild
Parts packaging codeDIP
package instruction0.300 INCH, PLASTIC, MS-001, DIP-20
Contacts20
Reach Compliance Codeunknow
Is SamacsysN
Other featuresHOLD MODE; COMMON I/O PINS; GATED OUTPUT CONTROL
Counting directionBIDIRECTIONAL
seriesLS
JESD-30 codeR-PDIP-T20
JESD-609 codee0
length26.075 mm
Logic integrated circuit typePARALLEL IN PARALLEL OUT
Maximum Frequency@Nom-Su35000000 Hz
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
propagation delay (tpd)35 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax35 MHz
Base Number Matches1
DM74LS299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins
October 1988
Revised March 2000
DM74LS299
8-Input Universal Shift/Storage Register with
Common Parallel I/O Pins
General Description
The DM74LS299 is an 8-bit universal shift/storage register
with 3-STATE outputs. Four modes of operation are possi-
ble: hold (store), shift left, shift right and load data. The par-
allel load inputs and flip-flop outputs are multiplexed to
reduce the total number of package pins. Separate outputs
are provided for flip-flops Q0 and Q7 to allow easy cascad-
ing. A separate active LOW Master Reset is used to reset
the register.
Features
s
Common I/O for reduced pin count
s
Four operation modes: shift left, shift right, load and
store
s
Separate shift right serial input and shift left serial input
for easy cascading
s
3-STATE outputs for bus oriented applications
Ordering Code:
Order Number
DM74LS299WM
DM74LS299N
Package Number
M20B
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Connection Diagram
V
CC
=
Pin 20
GND
=
Pin 10
Pin Descriptions
Pin
Names
CP
D
S0
D
S7
S0, S1
MR
Description
Clock Pulse Input (Active Rising Edge)
Serial Data Input for Right Shift
Serial Data Input for Left Shift
Mode Select Inputs
Asynchronous Master Reset Input (Active LOW)
OE1, OE2 3-STATE Output Enable Inputs (Active LOW)
I/O0–I/O7 Parallel Data Inputs or 3-STATE Parallel Outputs
Q0–Q7
Serial Outputs
© 2000 Fairchild Semiconductor Corporation
DS009827
www.fairchildsemi.com

DM74LS299N Related Products

DM74LS299N DM74LS299WM DM74LS299
Description 8-Input Universal Shift/Storage Register with 8-Input Universal Shift/Storage Register with 8-Input Universal Shift/Storage Register with
Is it Rohs certified? incompatible incompatible -
Maker Fairchild Fairchild -
Parts packaging code DIP SOIC -
package instruction 0.300 INCH, PLASTIC, MS-001, DIP-20 SOP, SOP20,.4 -
Contacts 20 20 -
Reach Compliance Code unknow unknow -
Other features HOLD MODE; COMMON I/O PINS; GATED OUTPUT CONTROL HOLD MODE; COMMON I/O PINS; GATED OUTPUT CONTROL -
Counting direction BIDIRECTIONAL BIDIRECTIONAL -
series LS LS -
JESD-30 code R-PDIP-T20 R-PDSO-G20 -
JESD-609 code e0 e0 -
length 26.075 mm 12.8 mm -
Logic integrated circuit type PARALLEL IN PARALLEL OUT PARALLEL IN PARALLEL OUT -
Maximum Frequency@Nom-Su 35000000 Hz 35000000 Hz -
Number of digits 8 8 -
Number of functions 1 1 -
Number of terminals 20 20 -
Maximum operating temperature 70 °C 70 °C -
Output characteristics 3-STATE 3-STATE -
Output polarity TRUE TRUE -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code DIP SOP -
Encapsulate equivalent code DIP20,.3 SOP20,.4 -
Package shape RECTANGULAR RECTANGULAR -
Package form IN-LINE SMALL OUTLINE -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED -
power supply 5 V 5 V -
propagation delay (tpd) 35 ns 35 ns -
Certification status Not Qualified Not Qualified -
Maximum seat height 5.08 mm 2.65 mm -
Maximum supply voltage (Vsup) 5.25 V 5.25 V -
Minimum supply voltage (Vsup) 4.75 V 4.75 V -
Nominal supply voltage (Vsup) 5 V 5 V -
surface mount NO YES -
technology TTL TTL -
Temperature level COMMERCIAL COMMERCIAL -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
Terminal form THROUGH-HOLE GULL WING -
Terminal pitch 2.54 mm 1.27 mm -
Terminal location DUAL DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED -
Trigger type POSITIVE EDGE POSITIVE EDGE -
width 7.62 mm 7.5 mm -
minfmax 35 MHz 35 MHz -
Digital Filter
Digital Filter...
安_然 DSP and ARM Processors
SWD cannot be downloaded, what is the reason? ?
JLink info: ------------ DLL: V6.30h, compiled Mar 16 2018 18:02:51 Firmware: J-Link V9 compiled Mar 2 2018 17:07:57 Hardware: V9.40 S/N: 59425868 Feature(s): RDI, GDB, FlashDL, FlashBP, JFlash, RDDI ...
wdliming stm32/stm8
Newbie help
How to learn msp430 [[i] This post was last edited by qshbx203 on 2012-10-23 21:02 [/i]]...
qshbx203 Microcontroller MCU
Waveform selection output
I have three waveform inputs here, triangle wave, sine wave, and rectangular wave, and an external control voltage 0-10V What kind of circuit or IC can select these three waveforms and output them sep...
fangfang120 Analog electronics
PCI9054 local connection problem?
The number of address lines on the local side is 30, how come it is a 32-bit address line? Where are the other two? Is the bus width controlled by LBE[0..3] a data line or an address line? Now there i...
guhaian Embedded System
Analog/digital mixed circuit acceleration simulation technology
Analog/digital mixed circuit acceleration simulation technology[Source: Electronic Engineering Journal] [Author: Lu Zhenting, Song Lei] [Time: 2006-1-17 9:14:21] [Clicks: 90]Introduction to Fast SPICE...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 570  433  2652  898  1602  12  9  54  19  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号