EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74LS30N

Description
8-Input NAND Gate
Categorylogic    logic   
File Size42KB,4 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

DM74LS30N Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74LS30N - - View Buy Now

DM74LS30N Overview

8-Input NAND Gate

DM74LS30N Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerFairchild
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codeunknow
seriesLS
JESD-30 codeR-PDIP-T14
JESD-609 codee0
length19.18 mm
Logic integrated circuit typeNAND GATE
MaximumI(ol)0.008 A
Number of functions1
Number of entries8
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Maximum supply current (ICC)1.1 mA
Prop。Delay @ Nom-Su20 ns
propagation delay (tpd)20 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1
DM74LS30 8-Input NAND Gate
May 1986
Revised March 2000
DM74LS30
8-Input NAND Gate
General Description
This device contains a single gate which performs the logic
NAND function.
Ordering Code:
Order Number
DM74LS30M
DM74LS30N
Package Number
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Y
=
ABCDEFGH
Inputs
A thru H
All Inputs H
One or More
Input L
H
=
HIGH Logic Level
L
=
LOW Logic Level
Output
Y
L
H
© 2000 Fairchild Semiconductor Corporation
DS006360
www.fairchildsemi.com

DM74LS30N Related Products

DM74LS30N 74LS30 DM74LS30M DM74LS30
Description 8-Input NAND Gate 8-Input NAND Gate 8-Input NAND Gate 8-Input NAND Gate

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2821  769  972  1805  793  57  16  20  37  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号