EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74LS74A

Description
LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14
Categorysemiconductor    logic   
File Size61KB,6 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric Compare View All

DM74LS74A Overview

LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14

DM74LS74A Parametric

Parameter NameAttribute value
Number of functions2
Number of terminals14
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Processing package description0.150 INCH, MS-120, SOIC-14
stateACTIVE
CraftsmanshipTTL
packaging shapeRECTANGULAR
Package SizeSMALL OUTLINE
surface mountYes
Terminal formGULL WING
Terminal spacing1.27 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
seriesLS
Logic IC typeD FLIP-FLOP
Number of digits1
Output polarityCOMPLEMENTARY
propagation delay TPD35 ns
Trigger typePOSITIVE EDGE
Max-Min frequency25 MHz
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs
August 1986
Revised March 2000
DM74LS74A
Dual Positive-Edge-Triggered D Flip-Flops with
Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-trig-
gered D flip-flops with complementary outputs. The infor-
mation on the D input is accepted by the flip-flops on the
positive going edge of the clock pulse. The triggering
occurs at a voltage level and is not directly related to the
transition time of the rising edge of the clock. The data on
the D input may be changed while the clock is LOW or
HIGH without affecting the outputs as long as the data
setup and hold times are not violated. A low logic level on
the preset or clear inputs will set or reset the outputs
regardless of the logic levels of the other inputs.
Ordering Code:
Order Number
DM74LS74AM
DM74LS85ASJ
DM74LS74AN
Package Number
M14A
M14D
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
PR
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
L
D
X
X
X
H
L
X
Q
H
L
H
L
Q
0
Outputs
Q
L
H
L
H
Q
0
H (Note 1) H (Note 1)
H
=
HIGH Logic Level
X
=
Either LOW or HIGH Logic Level
L
=
LOW Logic Level
↑ =
Positive-going Transition
Q
0
=
The output logic level of Q before the indicated input conditions were
established.
Note 1:
This configuration is nonstable; that is, it will not persist when either
the preset and/or clear inputs return to their inactive (HIGH) level.
© 2000 Fairchild Semiconductor Corporation
DS006373
www.fairchildsemi.com

DM74LS74A Related Products

DM74LS74A DM74LS74 74LS74 DM74LS74AM DM74LS85ASJ DM74LS74AN
Description LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14
Number of functions 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 70 Cel 70 Cel 70 Cel 70 °C 70 Cel 70 °C
Minimum operating temperature 0.0 Cel 0.0 Cel 0.0 Cel - 0.0 Cel -
surface mount Yes Yes Yes YES Yes NO
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING THROUGH-HOLE
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
series LS LS LS LS LS LS
Number of digits 1 1 1 1 1 1
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
Maximum supply/operating voltage 5.25 V 5.25 V 5.25 V - 5.25 V -
Minimum supply/operating voltage 4.75 V 4.75 V 4.75 V - 4.75 V -
Rated supply voltage 5 V 5 V 5 V - 5 V -
Processing package description 0.150 INCH, MS-120, SOIC-14 0.150 INCH, MS-120, SOIC-14 0.150 INCH, MS-120, SOIC-14 - 0.150 INCH, MS-120, SOIC-14 -
state ACTIVE ACTIVE ACTIVE - ACTIVE -
Craftsmanship TTL TTL TTL - TTL -
packaging shape RECTANGULAR RECTANGULAR RECTANGULAR - RECTANGULAR -
Package Size SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE - SMALL OUTLINE -
Terminal spacing 1.27 mm 1.27 mm 1.27 mm - 1.27 mm -
terminal coating TIN LEAD TIN LEAD TIN LEAD - TIN LEAD -
Packaging Materials PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY - PLASTIC/EPOXY -
Logic IC type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP - D FLIP-FLOP -
propagation delay TPD 35 ns 35 ns 35 ns - 35 ns -
Max-Min frequency 25 MHz 25 MHz 25 MHz - 25 MHz -

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1130  1475  195  1079  2530  23  30  4  22  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号