EEWORLDEEWORLDEEWORLD

Part Number

Search

DM81LS95A

Description
3-STATE Octal Buffer
File Size73KB,7 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Compare View All

DM81LS95A Overview

3-STATE Octal Buffer

DM81LS95A • DM81LS96A • DM81LS97A 3-STATE Octal Buffer
September 1991
Revised May 1999
DM81LS95A • DM81LS96A • DM81LS97A
3-STATE Octal Buffer
General Description
These devices provide eight, two-input buffers in each
package. All employ low-power-Schottky TTL technology.
One of the two inputs to each buffer is used as a control
line to gate the output into the high-impedance state, while
the other input passes the data through the buffer. The
DM81LS95A and DM81LS97A present true data at the out-
puts, while the DM81LS96A is inverting. On the
DM81LS95A and DM81LS96A versions, all eight 3-STATE
enable lines are common, with access through a 2-input
NOR gate. On the DM81LS97A version, four buffers are
enabled from one common line, and the other four buffers
are enabled form another common line. In all cases the
outputs are placed in the 3-STATE condition by applying a
high logic level to the enable pins.
Features
s
Typical power dissipation
DM81LS95A, DM81LS97A
DM81LS96A
s
Typical propagation delay
DM81LS95A, DM81LS97A
DM81LS96A
15 ns
10 ns
80 mW
65 mW
s
Low power-Schottky, 3-STATE technology
Ordering Code:
Order Number
DM81LS95AWM
DM81LS95AN
DM81LS96AWM
DM81LS96AN
DM81LS97AN
Package Number
M20B
N20A
M20B
N20A
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
DM81LS95A and DM92LS96A
Pin Names
A1–A8
Y1–Y8
G1–G2
Inputs
Outputs
Active LOW Output Enables (Note 1)
Descriptions
Note 1:
Both G1 and G2 must be LOW for outputs to be enabled.
DM81LS97A
Pin Names
A1–A8
Y1–Y8
G1
G2
Inputs
Outputs
Active LOW Output Enable (Y1–Y4)
Active LOW Output Enable (Y5–Y8)
Descriptions
© 1999 Fairchild Semiconductor Corporation
DS006435
www.fairchildsemi.com

DM81LS95A Related Products

DM81LS95A DM81LS95 DM81LS96 DM81LS97 DM81LS95AN DM81LS95AWM DM81LS96AN R71MI2100AA00J DM81LS97AN
Description 3-STATE Octal Buffer 3-STATE Octal Buffer 3-STATE Octal Buffer 3-STATE Octal Buffer 3-STATE Octal Buffer 3-STATE Octal Buffer 3-STATE Octal Buffer R71 Series Single Metallized Polypropylene Film, Radial, SMPS PFC Applications 3-STATE Octal Buffer

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1509  1079  1165  1907  2350  31  22  24  39  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号