D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
CAT9534
8-bit I²C and SMBus I/O Port with Interrupt
FEATURES
400kHz I²C bus compatible
2.3V to 5.5V operation
Low stand-by current
5V tolerant I/Os
8 I/O pins that default to inputs at power-up
High drive capability
Individual I/O configuration
Polarity inversion register
Active low interrupt output
Internal power-on reset
No glitch on power-up
Noise filter on SDA/SCL inputs
Cascadable up to 8 devices
Industrial temperature range
RoHS-compliant 16-lead SOIC and TSSOP, and
16-pad TQFN (4 x 4mm) packages
DESCRIPTION
The CAT9534 is an 8-bit parallel input/output port
expander for I²C and SMBus compatible applications.
These I/O expanders provide a simple solution in
applications where additional I/Os are needed: sensors,
power switches, LEDs, pushbuttons, and fans.
The CAT9534 consists of an input port register, an
output port register, a configuration register, a polarity
inversion register and an I²C/SMBus-compatible serial
interface.
Any of the eight I/Os can be configured as an input or
output by writing to the configuration register. The
system master can invert the CAT9534 input data by
writing to the active-high polarity inversion register.
The CAT9534 features an active low interrupt output
which indicates to the system master that an input
state has changed.
The device’s extended addressing capability allows up
to 8 devices to share the same bus.
CAT9534 is offered in 16 pin SOIC, TSSOP and
TQFN packages and operates over the full -40ºC to
+85ºC industrial temperature range.
For Ordering Information details, see page 15.
APPLICATIONS
White goods (dishwashers, washing machines)
Handheld devices (cell phones, PDAs, digital
cameras)
Data Communications (routers, hubs and
servers)
BLOCK DIAGRAM
A0
A1
A2
SCL
SDA
(1)
I/O
0
I/O
1
8-BIT
INPUT
FILTER
I
2
C/SMBUS
CONTROL
INPUT/
OUTPUT
PORTS
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
LP FILTER
INT
V
CC
WRITE pulse
READ pulse
V
CC
V
SS
POWER-ON
RESET
Notes:
(1) All I/Os are set to inputs at RESET.
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. MD-9004 Rev. A
CAT9534
PIN CONFIGURATION
SOIC (W), TSSOP (Y)
A0
1
A1
2
A2
3
I/O
0 4
I/O
1 5
I/O
2 6
I/O
3 7
V
SS 8
16
V
CC
15
SDA
14
SCL
13
INT
12
I/O
7
11
TQFN 4 x 4mm (HV4)
(Top View)
A1
16
A2
I/O
0
I/O
1
I/O
2
1
2
3
4
5
6
7
8
A0
15
V
CC
SDA
14
13
12
SCL
11
INT
10
I/O
7
9
I/O
6
I/O
6
10
I/O
5
9
I/O
4
I/O
3
V
SS
I/O
4
I/O
5
PIN DESCRIPTION
SOIC / TSSOP
1
2
3
4-7
8
9-12
13
14
15
16
TQFN
15
16
1
2-5
6
7-10
11
12
13
14
Pin Name
A0
A1
A2
I/O
0-3
V
SS
I/O
4-7
¯¯¯
INT
SCL
SDA
V
CC
Function
Address Input 0
Address Input 1
Address Input 2
Input/Output Port 0 to Input/Output Port 3
Ground
Input/Output Port 4 to Input/Output Port 7
Interrupt Output (open drain)
Serial Clock
Serial Data
Power Supply
ABSOLUTE MAXIMUM RATINGS
(1)
Parameters
V
CC
with Respect to Ground
Voltage on Any Pin with Respect to Ground
DC Current on I/O
0
to I/O
7
DC Input Current
V
CC
Supply Current
V
SS
Supply Current
Package Power Dissipation Capability (T
A
= 25°C)
Junction Temperature
Storage Temperature
Ratings
-0.5 to +6.5
-0.5 to +5.5
±50
±20
85
100
1.0
+150
-65 to +150
Units
V
V
mA
mA
mA
mA
W
ºC
ºC
RELIABILITY CHARACTERISTICS
Symbol
V
ZAP(2)
I
LTH (2)(3)
Parameter
ESD Susceptibility
Latch-up
Reference Test Method
JEDEC Standard JESD 22
JEDEC Standard 17
Min
2000
100
Units
Volts
mA
Notes:
(1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this
specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
(2) This parameter is tested initially and after a design or process change that affects the parameter.
(3) Latch-up protection is provided for stresses up to 100mA on address and data pins from -1V to V
CC
+1V.
Doc. No. MD-9004 Rev. A
2
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
CAT9534
D.C. OPERATING CHARACTERISTICS
V
CC
= 2.3 to 5.5V; T
A
= -40°C to +85°C, unless otherwise specified.
Symbol
Supplies
V
CC
I
CC
I
stbl
I
stbh
V
POR
V
IL (1)
V
IH (1)
Supply voltage
Supply current
Standby current
Standby current
Power-on reset voltage
Low level input voltage
Operating mode; V
CC
= 5.5V;
no load; f
SCL
= 100kHz
Standby mode; V
CC
= 5.5V; no load;
V
I
= V
SS
; f
SCL
= 0kHz; I/O = inputs
Standby mode; V
CC
= 5.5V; no load;
V
I
= V
CC
; f
SCL
= 0kHz; I/O = inputs
No load; V
I
= V
CC
or V
SS
2.3
—
—
—
—
-0.5
0.7 x V
CC
V
OL
= 0.4V
V
I
= V
CC
or V
SS
V
I
= V
SS
V
O
= V
SS
3
-1
—
—
-0.5
2.0
-1
-0.5
2.0
8
10
8
10
8
10
1.8
1.7
2.6
2.5
4.1
4.0
—
—
—
—
104
0.25
0.25
1.5
—
—
—
—
—
—
—
—
—
—
—
10
13
17
24
14
19
—
—
—
—
—
—
—
—
—
5.5
175
1
1
1.65
0.3 x V
CC
5.5
—
+1
6
8
0.8
5.5
1
0.8
5.5
—
—
—
—
—
—
—
—
—
—
—
—
1
5
8
V
µA
µA
µA
V
V
V
mA
µA
pF
pF
V
V
µA
V
V
mA
mA
mA
mA
mA
mA
V
V
V
V
V
V
µA
pF
pF
Parameter
Conditions
Min
Typ
Max
Unit
SCL, SDA, ¯¯¯
INT
High level input voltage
Low level output
I
OL
current
I
L
Leakage current
(2)
C
I
Input capacitance
(2)
C
O
Output capacitance
A0, A1, A2
V
IL (1)
Low level input voltage
(1)
V
IH
High level input voltage
I
LI
Input leakage current
I/Os
V
IL
Low level input voltage
V
IH
High level input voltage
I
OL
Low level output
current
V
OH
High level output
voltage
I
L
C
I (2)
C
O (2)
Input leakage current
Input capacitance
Output capacitance
V
OL
= 0.5V; V
CC
= 2.3V
(3)
V
OL
= 0.7 V; V
CC
= 2.3 V
(3)
V
OL
= 0.5 V; V
CC
= 4.5 V
(3)
V
OL
= 0.7 V; V
CC
= 4.5 V
(3)
V
OL
= 0.5 V; V
CC
= 3.0 V
(3)
V
OL
= 0.7 V; V
CC
= 3.0 V
(3)
I
OH
= -8 mA; V
CC
= 2.3 V
(4)
I
OH
= -10 mA; V
CC
= 2.3 V
(4)
I
OH
= - 8 mA; V
CC
= 3.0 V
(4)
I
OH
= -10 mA; V
CC
= 3.0 V
(4)
I
OH
= -8 mA; V
CC
= 4.75 V
(4)
I
OH
= -10 mA; V
CC
= 4.75 V
(4)
V
CC
= 3.6V; V
I
= V
CC
Notes:
(1) V
IL min
and V
IH max
are reference values only and are not tested.
(2) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
(3) The total current sunk by all I/Os must be limited to 100mA and each I/O limited to 25mA maximum.
(4) The total current sourced by all I/Os must be limited to 85mA.
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
3
Doc. No. MD-9004 Rev. A
CAT9534
A.C. CHARACTERISTICS
V
CC
= 2.3 to 5.5V; T
A
= -40°C to +85°C, unless otherwise specified.
(1)
Symbol
f
SCL
t
SP
t
LOW
t
HIGH
t
R(2)
t
F(2)
t
HD:STA
t
SU:STA
t
HD:DAT
t
SU:DAT
t
SU:STO
t
AA
t
DH
t
BUF(2)
Port Timing
t
PV
t
PS
t
PH
t
IV
t
IR
Output Data Valid
Input Data Setup Time
Input Data Hold Time
Interrupt Valid
Interrupt Reset
100
1
4
4
200
ns
ns
µs
µs
µs
Parameter
Clock Frequency
Input Filter Spike Suppression (SDA, SCL)
Clock Low Period
Clock High Period
SDA and SCL Rise Time
SDA and SCL Fall Time
Start Condition Hold Time
Start Condition Setup Time (for a Repeated Start)
Data Input Hold Time
Data In Setup Time
Stop Condition Setup Time
SCL Low to Data Out Valid
Data Out Hold Time
Time the Bus must be Free Before a New Transmission Can Start
50
1.3
1.3
0.6
20
20
0.6
0.6
0
100
0.6
900
300
300
Min
Max
400
50
Units
kHz
ns
µs
µs
ns
ns
µs
µs
ns
ns
µs
ns
ns
µs
Interrupt Timing
Notes:
(1) Test conditions according to "AC Test Conditions" table.
(2) This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
Doc. No. MD-9004 Rev. A
4
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
京公网安备 11010802033920号
EEWORLD
