Data Sheet No.PD60229
IR5001
UNIVERSAL ACTIVE ORING CONTROLLER
DESCRIPTION
The IR5001 is a universal high-speed controller and
N-channel power MOSFET driver for Active ORing and
reverse polarity protection applications. The output voltage
of the IR5001 is determined based on the polarity of the
voltage difference on its input terminals. In particular, if the
current flow through an N-channel ORing FET is from
source to drain, the output of the IR5001 will be pulled
high to Vcc, thus turning the Active ORing FET on. If the
current reverses direction and flows from drain to source
(due to a short-circuit failure of the source, for example),
the IC will quickly switch the Active ORing FET off. Typical
turn-off delay for the IR5001 is only 130nS, which helps to
minimize voltage sags on the redundant dc voltage.
Both inputs to the IC (INN and INP) as well as Vline
input contain integrated high voltage resistors and internal
clamps. This makes the IR5001 suitable for applications at
voltages up to 100V, and with a minimum number of
external components.
FEATURES
Controller / driver IC in an SO-8 package for
implementation of Active ORing / reverse polarity
protection using N-channel Power MOSFETs
Suitable for both input ORing (for carrier class
telecom equipment) as well as output ORing for
redundant DC-DC and AC-DC power supplies
130ns Typical Turn-Off delay time
3A Peak Turn-Off gate drive current
Asymmetrical offset voltage of the internal high-speed
comparator prevents potential oscillations at light load
Ability to withstand continuous gate short conditions
Integrated voltage clamps on both comparator inputs
allow continuous application of up to 100V
Option to be powered either directly from 36-75V
universal telecom bus (100V max), or from an
external bias supply and bias resistor
Input/Output pins to determine the state of the Active
ORing circuit and power system redundancy
APPLICATIONS
-48V/-24V Input Active ORing for carrier class communication equipment
Reverse input polarity protection for DC-DC power supplies
24V/48V output active ORing for redundant AC-DC rectifiers
Low output voltage (12V, 5V, 3.3V...) active ORing for redundant DC-DC and AC-DC power supplies
Active ORing of multiple voltage regulators for redundant processor power
TYPICAL APPLICATION
+48V input
A
B
PACKAGE / ORDERING
INFORMATION
DC
DC
IR5001
Vline
Vcc
Vout
Gnd
INN
INP
FET Check Pulse
FET A Status
FETch
FETst
Top View
-48V input A
Vline
1
8
7
6
5
Vout
Gnd
INN
INP
IR5001
Vline
Vcc
FETch
Fet B Status
Vcc
2
FETch
3
FETst
4
Vout
Gnd
INN
INP
θ
JA
=128°C/W
Ordering P/N
IR5001S
Package
8 - Pin SOIC
FETst
-48V input B
Figure 1 - Typical application of the IR5001 in - 48V input,
carrier class telecommunications equipment.
www.irf.com
1
IR5001
ABSOLUTE MAXIMUM RATINGS
Vline Voltage
Vcc Voltage
Icc Current
INN, INP Voltage
FETch, FETst
FETst Sink Current
Junction Temperature
Storage Temperature Range
-5.0V to 100V (continuous)
-0.5V to 15VDC
5mA
-5.0V to 100V (continuous)
-0.5V to 5.5V
10mA
-40°C to 125°C
-65°C to 150°C
CAUTION:
1. Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This
is a stress only rating and operation of the device at these or any other conditions above those indicated in the
operational section of this specification is not implied.
2. This device is ESD sensitive. Use of standard ESD handling precautions is required.
.
ELECTRICAL SPECIFICATIONS
Unless otherwise specified, these specifications apply over V
line
= 36V to 100V; Vcc is decoupled with 0.1uF to
Gnd, C
L
=10nF at Vout; INP is connected to Gnd. Typical values refer to T
A
=25°C. Minimum and maximum limits
apply to T
A
= 0°C to 85°C temperature range and are 100% production-tested at both temperature extremes. Low
duty cycle pulse testing is used which keeps junction and case temperatures equal to the ambient temperature.
PARAMETERS
Bias Section
Vline Bias Current
VCC output voltage
UVLO Section
UVLO ON Threshold Voltage
SYMBOL
Iline
TEST CONDITION
Vline=25V
Vline=36V
Vline=100V, Note 1
Vcc(out)
MIN TYP MAX UNITS
0.14
0.2
1.2
0.3
0.5
1.7
0.5
0.75
2.2
V
mA
Vline=25V
10.2 12.5 13.9
Vline=open, VINP=0; VINN= -
0.3V
8.3 9.6 10.9
Vcc(ON)
Vcc increased until Vout switches
from LO to HI, Note 2
Vline=open, VINP=0, VINN=-
0.3V, Vcc is decreased until
Vout switches from HI to LO
5.7
1.6
Vos
VINP=0V and VINN Ramping up,
VOUT changes from HI to LO,
Fig.3
VINP=0,VINN ramping down,
Figures 3 and 4
VINP=0V, VINN=36V
VINN=0V, VINP=36V
-7.9
7.2
2.3
-4.0
8.5
2.8
0
V
UVLO OFF Threshold Voltage
UVLO Hysteresis
Input Comparator Section
Input Offset Voltage (VINP-
VINN)
Input Hysteresis Voltage
(INN) Input Bias Current
(INP) Input Bias Current
Vcc(OFF)
V
mV
13
0.2
0.2
31
0.5
0.5
44
0.9
0.9
mA
Vhyst
I(INN)
I(INP)
2
www.irf.com
IR5001
PARAMETERS
Output Section
High Level Output Voltage
Low Level Output Voltage
Turn-On DelayTime
Rise Time
Turn-Off Delay Time
Fall Time
FETch and FETst
FETch Sink Current
FETch Output Delay Time
FETch Threshold
FETst Threshold Voltage
FETst Low Level Output
Voltage
SYMBOL
Vout HI
Vout LO
td(on)
tr
td(off)
tf
I(FETch)
FETch_pd
Vth(FETch)
Vth(FETst)
TEST CONDITION
Vline=25V, IOH=50uA,
V(INN)=-0.3V
IOL=100mA, V(INN)=+0.3V
Vout switching from LO to HI, Fig.5
Vout switching from HI to LO, Fig.5
FETch=5V
Note 1
0.9
5k resistor from FETst to 5V logic
bias.
V(INP) = Gnd, V(INN) ramping down
from 0 until FETst switches to Low.
Isink=1mA, V(INN)=-0.5V
MIN TYP MAX UNITS
9.5
12
14
V
V
us
ms
ns
uA
us
V
mV
0.1 0.1
5
27 45
0.1 0.7
5
110 130 170
10 26 39
-0.5 -1.1
0.8
1.2
-2
1.8
1.5
-525 -300 -200
VOL
0
50
100
mV
Note 1:
Guaranteed by design but not tested in production.
Note 2:
Low Vcc output voltage corresponds to low UVLO voltage
PIN DESCRIPTIONS
PIN#
1
PIN SYMBOL
Vline
PIN DESCRIPTION
IC power supply pin for 36V to 75V input communications systems.
Minimum 25V has to be applied at this pin to bias the IC.
Output pin of the internal shunt regulator, or input pin for biasing the IC via
external resistor. This pin is internally regulated at 12.5V typical. A
minimum 0.1uF capacitor must be connected from this pin to Gnd of IR5001.
FET check input pin. Together with FET status output pin, the FETch pin
can be used to determine the state of the Active ORing circuit and power
system redundancy.
FET status output pin. Together with FETch input pin, the FETst pin can be
used to determine the state of the Active ORing circuit and power system
redundancy.
Positive input of internal comparator. This pin should connect to the source
of N-channel Active ORing MOSFET.
Negative input pin of internal comparator. This pin should connect to the
drain of N-channel Active ORing MOSFET.
Ground pin of the IR5001.
Output pin for the IR5001. This pin is used to directly drive the gate of the
Active Oring N-Channel MOSFET.
2
Vcc
3
FETch
4
FETst
5
INP
6
7
8
INN
Gnd
Vout
www.irf.com
3
IR5001
BLOCK DIAGRAM
V
LINE
Vcc
1
2
50K
12V Shunt
Regulator
5V, V
REF
Generator
5V
1.25V
9V
UVLO
8
V
OUT
7
Gnd
INP
5
70K
clamp
5V
3.5mV
28mV
12V
Level
Shifter
INN
6
70K
clamp
5V
4
FETst
0.3V
1.25V
FETch
3
2uA
Figure 2 - Simplified block diagram of the IR5001.
4
www.irf.com
IR5001
PARAMETER DEFINITION AND TIMING DIAGRAM
V
OUT
V
OUT
V
INN
(V
INP
=Gnd)
-Vos
(0,0)
V
HYST
V
OS
V
INP
- V
INN
Gnd
V
HYST
Figure 4 - Input Comparator Hysteresis Definition.
Figure 3 - Input Comparator Offset (Vos ) and Hysteresis
Voltage (Vhyst) Definition.
10ns
90mV
50mV
0
V
IN
(V
INP
- V
INN
)
t
d(on)
V
OH
90%
50%
V
OUT
V
OL
10%
t
r
Figure 5 - Dynamic Parameters.
10ns
V
INP
- V
INN
= 200mV
-50mV
-90mV
t
d(off)
t
f
www.irf.com
5
京公网安备 11010802033920号
EEWORLD
