EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9655501QXA

Description
Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, CDFP16, BOTTOM-BRAZED, CERAMIC, DFP-16
Categorylogic    logic   
File Size250KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962H9655501QXA Overview

Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, CDFP16, BOTTOM-BRAZED, CERAMIC, DFP-16

5962H9655501QXA Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP,
Contacts16
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
Other featuresTCO OUTPUT
Counting directionUP
seriesACT
JESD-30 codeR-CDFP-F16
JESD-609 codee0
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeSYNCHRONOUS
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)24 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose1M Rad(Si) V
Trigger typePOSITIVE EDGE
width6.731 mm
minfmax77 MHz
Base Number Matches1
Standard Products
UT54ACS163/UT54ACTS163
4-Bit Synchronous Counters
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Internal look-ahead for fast counting
Carry output for n-bit cascading
Synchronous counting
Synchronously programmable
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS163 - SMD 5962-96554
UT54ACTS163 - SMD 5962-96555
DESCRIPTION
The UT54ACS163 and the UT54ACTS163 are synchronous
presettable 4-bit binary counters that feature internal carry look-
ahead logic for high-speed counting designs. Synchronous op-
eration occurs by having all flip-flops clocked simultaneously
so that the outputs change coincident with each other when in-
structed by the count-enable inputs and internal gating. A buff-
ered clock input triggers the four flip-flops on the rising (posi-
tive-going) edge of the clock input waveform.
The counters are fully programmable (i.e., they may be preset
to any number between 0 and 15). Presetting is synchronous;
applying a low level at the load input disables the counter and
causes the outputs to agree with the load data after the next clock
pulse.
The clear function is synchronous and a low level at the clear
input sets all four of the flip-flop outputs low after the next clock
pulse. This synchronous clear allows the count length to be mod-
ified by decoding the Q outputs for the maximum count desired.
The counters feature a fully independent clock circuit. Changes
at control inputs (ENP, ENT, or LOAD) that modify the operat-
ing mode have no effect on the contents of the counter until
clocking occurs. The function of the counter (whether enabled,
disabled, loading, or counting) will be dictated solely by the
conditions meeting the stable setup and hold times.
The devices are characterized over full military temperature
range of -55°C to +125°C.
1
PINOUTS
16-Pin DIP
Top View
CLR
CLK
A
B
C
D
ENP
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
RCO
Q
A
Q
B
Q
C
Q
D
ENT
LOAD
16-Lead Flatpack
Top View
CLR
CLK
A
B
C
D
ENP
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
RCO
Q
A
Q
B
Q
C
Q
D
ENT
LOAD
LOGIC SYMBOL
(1)
CLR
(9)
LOAD
ENT
ENP
CLK
A
B
C
D
(10)
(7)
(2)
(3)
(4)
(5)
(6)
CTRDIV 16
5CT=0
M1
M2
3CT = 15
G3
G4
C5/2,3,4+
1,5D
(1)
(2)
(4)
(8)
(14)
(13)
(12)
(11)
Q
A
Q
B
Q
C
Q
D
(15)
RCO
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publi-
cation 617-12.
Let me share with you my key debounce program (VHDL)
There are many on the Internet. This is one I wrote a while ago: --filename : main part of digital clock system--designed by : TangQF--inputsoutputs introduction:--clk_key_deal : clk_key_deal input--r...
Sea_eeworld FPGA/CPLD
The final list of LM3S8962 development boards will be announced at the end of December
I have seen many sharings from friends who have tried it, and I think it is already very good. Thank you all for your hard work and for bringing so much valuable content to friends in the forum. :) Ho...
EEWORLD社区 Microcontroller MCU
Linux reading notes
linux directory structure/ root directory/bin directory of commonly used command binary files/boot files that must be read when the system starts, including the kernel/boot/grub/menu.lst GRUB settings...
maker Linux and Android
Why does the motor need a drive circuit?
Can't the motor rotate after it is powered on? Why do we need to add a drive circuit?...
Edwarddong Embedded System
The number of GSM users worldwide exceeds 2 billion
The number of GSM users worldwide exceeds 2 billion 2006-7-7According to a report released by the GSM Association: "During the weekend of June 17-18, the number of GSM mobile phone users worldwide has...
hkn RF/Wirelessly
Considerations for Operational Amplifier Selection
[size=4][color=#000000][font=宋体] [/font][font=宋体]Operational amplifiers are important analog devices. When choosing a good operational amplifier, you need to understand the design requirements, the ma...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1548  397  1982  2882  1863  32  8  40  59  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号