DS1243Y-150 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> DS1243Y-150

DS1243Y-150: Description0 TIMER(S), REAL TIME CLOCK, PDIP28; CategoryThe embedded processor and controller Microcontrollers and processors; File Size230KB，13 Pages; ManufacturerDALLAS; Websitehttp://www.dalsemi.com

Download Datasheet Parametric Compare View All

DS1243Y-150 Overview

0 TIMER(S), REAL TIME CLOCK, PDIP28

DS1243Y-150 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	0.720 INCH, PLASTIC, DIP-28
Reach Compliance Code	unknow
External data bus width	8
Information access methods	SERIAL, FIXED PROTOCOL
interrupt capability	N
JESD-30 code	R-PDIP-T28
JESD-609 code	e0
Number of terminals	28
Number of timers
On-chip data RAM width	8
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP28,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
RAM (number of words)	8000
Maximum slew rate	85 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
shortest time	1/100 SECOND
Volatile	NO
uPs/uCs/peripheral integrated circuit type	TIMER, REAL TIME CLOCK
Base Number Matches	1

Preview

Download Datasheet

View All

DS1243Y

64K NV SRAM with Phantom Clock

www.dalsemi.com

FEATURES

Real time clock keeps track of hundredths of

seconds, seconds, minutes, hours, days, date

of the month, months, and years

8K x 8 NV SRAM directly replaces volatile

static RAM or EEPROM

Embedded lithium energy cell maintains

calendar operation and retains RAM data

Watch function is transparent to RAM

operation

Month and year determine the number of days

in each month; valid up to 2100

Lithium energy source is electrically

disconnected to retain freshness until power is

applied for the first time

Standard 28–pin JEDEC pinout

Full ±10% operating range

Operating temperature range 0°C to 70°C

Accuracy is better than ±1 minute/month @

25°C

Over 10 years of data retention in the absence

of power

Available in 120, 150 and 200 ns access time

PIN ASSIGNMENT

RST

A12

DQ0

DQ1

DQ2

GND

A11

A10

DQ7

DQ6

DQ5

DQ4

DQ3

28-Pin Encapsulated Package

720-Mil Extended

PIN DESCRIPTION

–A

GND

–DQ

ORDERING INFORMATION

DS1243Y–XXX

–120 120 ns access

–150 150 ns access

200 ns access

RST

– Address Inputs

– Chip Enable

– Ground

– Data In/Data Out

– Power (+5V)

– Write Enable

– Output Enable

– No Connect

– Reset

DS1243Y

DESCRIPTION

The DS1243Y 64K NV SRAM with Phantom Clock is a fully static nonvolatile RAM (organized as 8192

words by 8 bits) with a built–in real time clock. The DS1243Y has a self–contained lithium energy source

and control circuitry which constantly monitors V

for an out–of–tolerance condition. When such a

condition occurs, the lithium energy source is automatically switched on and write protection is

unconditionally enabled to prevent corrupted data in both the memory and real time clock.

1 of 13

080299

DS1243Y

Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control

of Chip Enable (

), Output Enable (

), and Write Enable (

). Initially, a read cycle to any memory

location using the

and

control of the Phantom Clock starts the pattern recognition sequence by

moving a pointer to the first bit of the 64–bit comparison register. Next, 64 consecutive write cycles are

executed using the

and

control of the SmartWatch. These 64 write cycles are used only to gain

access to the Phantom Clock. Therefore, any address to the memory in the socket is acceptable.

However, the write cycles generated to gain access to the Phantom Clock are also writing data to a

location in the mated RAM. The preferred way to manage this requirement is to set aside just one address

location in RAM as a Phantom Clock scratch pad. When the first write cycle is executed, it is compared

to bit 0 of the 64–bit comparison register. If a match is found, the pointer increments to the next location

of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not

advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern

recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern

recognition continues for a total of 64 write cycles as described above until all the bits in the comparison

Phantom Clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64

cycles will cause the Phantom Clock to either receive or transmit data on DQ0, depending on the level of

the

pin or the

pin. Cycles to other locations outside the memory block can be interleaved with

cycles without interrupting the pattern recognition sequence or data transfer sequence to the Phantom

Clock.

PHANTOM CLOCK

The Phantom Clock information is contained in 8 registers of 8 bits, each of which is sequentially

accessed 1 bit at a time after the 64–bit pattern recognition sequence has been completed. When updating

the Phantom Clock registers, each register must be handled in groups of 8 bits. Writing and reading

individual bits within a register could produce erroneous results. These read/write registers are defined in

Figure 2.

Data contained in the Phantom Clock register is in binary coded decimal format (BCD). Reading and

writing the registers is always accomplished by stepping through all 8 registers, starting with bit 0 of

3 of 13

DS1243Y-150 Related Products

	DS1243Y-150	DS1243Y	DS1243	DS1243Y-120
Description	0 TIMER(S), REAL TIME CLOCK, PDIP28	0 TIMER(S), REAL TIME CLOCK, PDIP28	0.05uV/C max, Single-Supply CMOS Operational Amplifier 10-MSOP -40 to 125	0 TIMER(S), REAL TIME CLOCK, PDIP28
Is it Rohs certified?	incompatible	incompatible	-	incompatible
package instruction	0.720 INCH, PLASTIC, DIP-28	0.720 INCH, PLASTIC, DIP-28	-	DIP, DIP28,.6
Reach Compliance Code	unknow	unknow	-	unknow
External data bus width	8	8	-	8
Information access methods	SERIAL, FIXED PROTOCOL	SERIAL, FIXED PROTOCOL	-	SERIAL, FIXED PROTOCOL
interrupt capability	N	N	-	N
JESD-30 code	R-PDIP-T28	R-PDIP-T28	-	R-PDIP-T28
JESD-609 code	e0	e0	-	e0
Number of terminals	28	28	-	28
On-chip data RAM width	8	8	-	8
Maximum operating temperature	70 °C	70 °C	-	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY
encapsulated code	DIP	DIP	-	DIP
Encapsulate equivalent code	DIP28,.6	DIP28,.6	-	DIP28,.6
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR
Package form	IN-LINE	IN-LINE	-	IN-LINE
Certification status	Not Qualified	Not Qualified	-	Not Qualified
RAM (number of words)	8000	8000	-	4096
Maximum slew rate	85 mA	85 mA	-	85 mA
Maximum supply voltage	5.5 V	5.5 V	-	5.5 V
Minimum supply voltage	4.5 V	4.5 V	-	4.5 V
Nominal supply voltage	5 V	5 V	-	5 V
surface mount	NO	NO	-	NO
technology	CMOS	CMOS	-	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	-	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	-	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	-	2.54 mm
Terminal location	DUAL	DUAL	-	DUAL
shortest time	1/100 SECOND	1/100 SECOND	-	1/100 SECOND
Volatile	NO	NO	-	NO
uPs/uCs/peripheral integrated circuit type	TIMER, REAL TIME CLOCK	TIMER, REAL TIME CLOCK	-	TIMER, REAL TIME CLOCK

Recommended Resources

Control ladder diagram of experimental loop

LM378 two-channel audio power amplifier circuit with adjustment circuit

Thyristor controlled water tank pressurized water supply automatic control circuit

Photoelectric encoding pressure gauge circuit

Practical electric curtain remote control circuit

Analog karaoke 0K accompaniment amplifier circuit

Please help me: I clearly added the first 3D library, but when it came to the PCB file it became the second one...; 曹伟1993 PCB Design

Development board BSP upgrade: My board is SBC2410, and the built-in cec is PB4.2. How can I upgrade it to PB5.0?...; wj54321 Embedded System

ACOL: Does anyone have a license for Altera SDK for OpenCL?...; ylllll FPGA/CPLD

Touch technology discussion: How to capture the quick sliding action of the pen on the touch screen and provide a message to the top-level window?: When the pen slides quickly on the touch screen, the application wants to do some page turning operations. But now I want a program or system to capture this action when it happens, and send a message...; wiln Embedded System

Please tell me what is wrong with the circuit.: AD620 and 555 form an overcurrent protection circuit. There is a problem with the Proteus simulation. Please help me find where the error is. Thank you!...; qy08301 Power technology

testbench VS system verilog: How is writing a testbench and simulating it with modelsim different from simulating it with system verilog? Which is more convenient to use? I see that some companies use system verilog, but some exp...; innerpeace FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components