June 1999
PRELIMINARY
ML6423*
Dual S-Video Lowpass Filter with
Phase and Sinx/x Equalization
GENERAL DESCRIPTION
The ML6423 monolithic BiCMOS 6th-order filter provides
a two-channel fixed frequency lowpass filtering for video
applications. This dual phase equalized filter with sinx/x
correction is designed for reconstruction filtering at the
output of a Video DAC. A composite sum output
eliminates the need for a third DAC.
Cutoff frequencies are either 5.5MHz or 9.6MHz. Each
channel incorporates a 6th-order lowpass filter, a first
order allpass filter, a gain boost circuit, and a 75W coax
cable driver. A control pin (RANGE) is provided to allow
the inputs to swing from 0 to 1V, or 0.5 to 1.5V, by
providing a 0.5V offset to the input.
The 2X gain filters are powered from a single 5V supply,
and can drive 1V
P-P
into 75W (0.5V to 1.5V), or 2V
P-P
into
150W (0.5V to 2.5V) with the internal coax drivers.
FEATURES
s
5.5 or 9.6MHz bandwidth with 6dB gain
s
>40dB stopband rejection
s
No external components or clocks
s
±10% frequency accuracy over maximum supply
and temperature variation
s
<2% differential gain, <2° differential phase
s
<20ns group delay variation
s
5V ±10% operation
s
Composite (sum) output
s
High sink current for AC coupled loads, ML6423-5
* This Product Is End Of Life As Of August 1, 2000
BLOCK DIAGRAM
10
V
CC
B
7
V
CC
C
4
V
CC
13
V
CC
A
V
IN
A (Y)
16
2kΩ
I
BIAS
2kΩ
BUF
V
OUT
A (Y)
LOWPASS
FILTER A
ALLPASS
FILTER
SINX/X
EQUALIZER
2X
BUF
3.43kΩ
12
15 RANGE
∑
2X
BUF
V
OUT
B (CV)
8
3.43kΩ
V
IN
C (C)
1
2kΩ
I
BIAS
2kΩ
GND
2
BUF
LOWPASS
FILTER C
ALLPASS
FILTER
SINX/X
EQUALIZER
2X
BUF
V
OUT
C (C)
6
3.43kΩ
GNDA
14
GNDC
3
GNDB
9
Filter A
Filter C
ML6423-1
5.50MHz
5.50MHz
ML6423-2
9.6MHz
9.6MHz
ML6423-5
9.6MHz
9.6MHz
1
ML6423
PIN CONFIGURATION
ML6423
16-Pin Wide SOIC (S16W)
VINC
GND
GNDC
VCC
NC
VOUTC
VCCC
VOUTB
1
2
3
4
5
6
7
8
TOP VIEW
16
15
14
13
12
11
10
9
VINA
RANGE
GNDA
VCCA
VOUTA
NC
VCCB
GNDB
PIN DESCRIPTION
PIN
NAME
FUNCTION
PIN
NAME
FUNCTION
1
2
3
4
5
6
V
IN
C
GND
GNDC
V
CC
NC
V
OUT
C
Signal input to filter C. Input
impedance is 4kW.
Power and logic ground.
10
11
12
V
CC
B
NC
V
OUT
A
Power supply voltage for output B.
No Connect
Output of filter A. Drive is 1V
P-P
into
75W (0.5V to 1.5V) or 2V
P-P
into 150W
(0.5V to 2.5V).
Power supply voltage for filter A.
Ground pin for filter A.
Input signal range select. When
RANGE is low (0), the input signal
range is 0.5V to 1.5V, with an output
range of 0.5V to 2.5V. When RANGE
is high (1) the input signal range is 0V
to 1V, while the output range is 0.5V
to 2.5V.
Signal input to filter A. Input
impedance is 4kW.
Ground pin for filter C.
Positive supply: 4.5V to 5.5V.
13
No Connect
14
Output of filter C. Drive is 1V
P-P
into
75W (0.5V to 1.5V) or 2V
P-P
into 150W
(0.5V to 2.5V).
Power supply voltage for filter C.
Sum of Filter A and Filter C. Drive is
1V
P-P
into 75W (0.5V to 1.5V) or 2V
P-P
into 150W (0.5V to 2.5V).
16
Ground pin for output B.
15
V
CC
A
GNDA
RANGE
7
8
V
CC
C
V
OUT
B
9
GNDB
V
IN
A
2
ML6423
ABSOLUTE MAXIMUM RATINGS
Absolute maximum ratings are those values beyond
which the device could be permanently damaged.
Absolute maximum ratings are stress ratings only and
functional device operation is not implied.
Supply Voltage (V
CC
) ...................................... –0.3 to 7V
GND .................................................. –0.3 to V
CC
+0.3V
Logic Inputs ........................................ –0.3 to V
CC
+0.3V
Input Current per Pin ............................................ ±25mA
Storage Temperature .................................. –65° to 150°C
Lead Temperature (Soldering 10 sec) ..................... 150°C
Thermal Resistance (q
JA
) ..................................... 65°C/W
OPERATING CONDITIONS
Supply Voltage ................................................. 5V ±10%
Temperature Range ...................................... 0°C to 70°C
ELECTRICAL CHARACTERISTICS
Unless otherwise specified V
CC
= 5V ± 10%, R
L
=75W or 150W, V
OUT
= 2V
P-P
for 150W Load and V
OUT
= 1V
P-P
for 75W
Load, T
A
= Operating Temperature Range (Notes 1, 2, 3)
SYMBOL
GENERAL
R
IN
DR/R
IN
I
BIAS
Input Impedance
Input R Matching
Input Current
V
IN
= 0.5V, RANGE = low
V
IN
= 0.0V, RANGE = high
Differential Gain
Differential Phase
V
IN
Input Range
V
IN
= 0.8V to 1.5V
at 3.58 & 4.43 MHz
V
IN
= 0.8V to 1.5V
at 3.58 & 4.43 MHz
RANGE = Low
RANGE = High
Peak Overshoot
Crosstalk Rejection
Channel to Channel
Group Delay Matching
(f
C
= 5.5MHz)
Channel to Channel
Gain Matching
Output Current
C
L
Load Capacitance
Composite Chroma/Luma delay
f
C
= 5.5MHz
f
C
= 9.6MHz
5.50MH
Z
FILTER
Bandwidth (monotonic passband)
Subcarrier Frequency Gain
ML6423-1
Attenuation
–0.55dB (Note 4)
f
IN
= 3.58MHz
f
IN
= 4.43MHz
f
IN
= 10MHz
f
IN
= 50MHz
Output Noise
Group Delay
BW = 30MHz
180
4.95
0.9
1.1
20
45
5.50
1.4
1.6
25
55
1
6.05
2.3
2.5
MHz
dB
dB
dB
dB
mV
RMS
ns
±15
±8
2T, 0.7V
P-P
pulse
f
IN
= 3.58, f
IN
= 4.43MHz
f
IN
= 100kHz
45
±3
0.5
0.0
2.0
–210
1
1
1.5
1.0
45
µA
%
deg
V
V
%
dB
ns
3k
4
5
±2
kW
%
µA
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
f
IN
= 100kHz
R
L
= 0 (short circuit)
±1.5
75
35
%
mA
pF
ns
ns
3
ML6423
ELECTRICAL CHARACTERISTICS
SYMBOL
PARAMETER
5.50MH
Z
FILTER
(Continued)
Small Signal Gain
Composite (CV) Small Signal Gain
9.6MH
Z
FILTER
Bandwidth (monotonic passband)
Subcarrier Frequency Gain
ML6423-2
Subcarrier Frequncy Gain
ML6423-5
Attenuation
–2dB (Note 4)
f
IN
= 3.58MHz
f
IN
= 4.43MHz
f
IN
= 3.58MHz
f
IN
= 4.43MHz
f
IN
= 17MHz
f
IN
= 85MHz
Output Noise
Group Delay
Composite (CV) Small Signal Gain
I
CC
ML6423-5 Supply Current R
L
= 150W
V
IN
A, C = 100mV
P-P
at 100kHz
V
IN
= 0.5V (Note 5)
V
IN
= 1.5V
ML6423-5 V
OUT
A, V
OUT
B sink current
ML6423-5 V
OUT
C sink current
ML6423-5 Output DC Level
DIGITAL AND DC
V
IL
V
IH
I
IL
I
IL
I
CC
Logic Input Low
Logic Input High
Logic Input Low
Logic Input High
Supply Current R
L
= 150W
Range
Range
V
IN
= GND
V
IN
= V
CC
V
IN
= 0.5V (Note 5)
V
IN
= 1.5V
Note 1:
Limits are guaranteed by 100% testing, sampling or correlation with worst case test conditions.
Note 2:
Maximum resistance on the outputs is 500W in order to improve step response.
Note 3:
Connect all ground pins to the ground plane via the shortest path.
Note 4:
The bandwidth is the –3dB frequency of the unboosted filter. This represents the attenuation that results from
boosting the gain from the –3dB point at the specified frequency.
Note 5:
Power dissipation: P
D
= (I
CC
´
V
CC
) – [3(V
OUT2
/RL)]
(Continued)
CONDITIONS
MIN
TYP
MAX
UNITS
V
IN
= 100mV
P-P
at 100kHz,
Filter A or C
V
IN
A, C = 100mV
P-P
at 100kHz
5.5
11
6
12
6.5
13
dB
dB
8.6
–0.1
–0.1
–0.1
–0.1
20
45
9.6
0.4
0.6
0.4
0.6
25
55
10.6
1.1
1.3
1.9
1.1
MHz
dB
dB
dB
dB
dB
dB
BW = 30MHz
1
100
11
12
140
170
8.3
4.3
11.5
6.5
0.5
13
175
215
mV
RMS
ns
dB
mA
mA
mA
mA
V
V
IN
= 0.5V
V
IN
= 0.5V
V
IN
= 0.5V, Range = Low
0.8
V
CC
– 0.8
–1
1
110
140
135
175
V
V
µA
µA
mA
mA
4
ML6423
16
6
–4
–14
AMPLITUDE (dB)
16
6
–4
–14
–24
–34
–44
–54
–64
–74
–84
100K
AMPLITUDE (dB)
1M
10M
FREQUENCY (Hz)
100M
–24
–34
–44
–54
–64
–74
–84
100K
1M
10M
FREQUENCY (Hz)
100M
Figure 1a. Stop-Band Amplitude vs. Frequency
(f
C
= 5.5MHz)
7.5
7.0
6.5
ML6423-1
6.0
AMPLITUDE (dB)
Figure 1b. Stop-Band Amplitude vs. Frequency
(f
C
= 9.6MHz)
7.5
7.0
6.5
6.0
ML6423-2
5.5
5.0
4.5
4.0
3.5
3.0
2.5
100K
AMPLITUDE (dB)
ML6422-2
5.5
5.0
4.5
4.0
3.5
3.0
2.5
100K
1M
FREQUENCY (Hz)
5.5MHz 10M
1M
FREQUENCY (Hz)
5.5MHz 10M
Figure 2a. Pass-Band Amplitude vs. Frequency
(f
C
= 5.5MHz)
220
200
180
160
GROUP DELAY (ns)
Figure 2b. Pass-Band Amplitude vs. Frequency
(f
C
= 9.6MHz)
130
125
120
115
GROUP DELAY (ns)
110
105
100
95
90
85
80
100K
140
120
100
80
60
40
20
100K
5.5MHz
FREQUENCY (Hz)
10MHz
5M
FREQUENCY (Hz)
9.3M 10M
Figure 3a. Group Delay vs. Frequency
(f
C
= 5.5MHz)
Figure 3b. Group Delay vs. Frequency
(f
C
= 9.6MHz)
5
京公网安备 11010802033920号
EEWORLD
