EEWORLDEEWORLDEEWORLD

Part Number

Search

IN74ACT151D

Description
8-input data selector/multiplexer
File Size192KB,5 Pages
ManufacturerIK Semicon
Websitehttp://www.iksemi.com/en/index.html
Download Datasheet Compare View All

IN74ACT151D Overview

8-input data selector/multiplexer

IN74ACT151
8-I
NPUT
D
ATA
S
ELECTOR
/M
ULTIPLEXER
High-Speed Silicon-Gate CMOS
The IN74ACT151 is identical in pinout to the LS/ALS151,
HC/HCT151. The IN74ACT151 may be used as a level converter
for interfacing TTL or NMOS outputs to High Speed CMOS
inputs.
The device selects one of the eight binary Data Inputs, as
determined by the Address Inputs. The Strobe pin must be at a
low level for the selected data to appear at the outputs. If Strobe
is high, the Y output is forced to a low level and the Y output is
forced to a high level.
TTL/NMOS Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
µA;
0.1
µA
@ 25°C
Outputs Source/Sink 24 mA
ORDERING INFORMATION
IN74ACT151N Plastic
IN74ACT151D SOIC
T
A
= -40° to 85° C for all
packages
PIN ASSIGNMENT
LOGIC DIAGRAM
FUNCTION TABLE
A2
X
L
L
Inputs
A1 A0 Strobe
X
L
L
H
H
L
L
H
H
X
L
H
L
H
L
H
L
H
H
L
L
L
L
L
L
L
L
Outputs
Y
Y
L
D0
D1
D2
D3
D4
D5
D6
D7
H
PIN 16 =V
CC
PIN 8 = GND
L
L
H
H
H
H
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D0,D1...D7=the level of the
respective D input
X = don’t care
1

IN74ACT151D Related Products

IN74ACT151D IN74ACT151N IN74ACT151
Description 8-input data selector/multiplexer 8-input data selector/multiplexer 8-input data selector/multiplexer
First meeting
I am very happy to share the joy of learning embedded systems with you....
ljm945 Talking about work
Questions about data conversion
[table=98%,rgb(209, 217, 226)] [tr][td] [/td][td]DBH[/td][td]DBL[/td][/tr] [tr][td]Before conversion[/td][td]0 0 0 0 D11 D10 D9 D8[/td][td]D7 D6 D5 D4 D3 D2 D1 D0[/td][/tr] [tr][td]After conversion[/t...
功夫佬 51mcu
FPGA-based SATA controller.doc
FPGA-based SATA controller.doc...
zxopenljx FPGA/CPLD
EDA experiment and practice dac_test
module dac_test(clock,key,wr_act,wr_data,seg,dig); input clock; //system clock (48MHz) input[4:0] key; //key input (KEY1~KEY5) output wr_act; //data enable output[10:0]wr_data; //data to be sent outpu...
白丁 FPGA/CPLD
[Smart water cup holder] 02-Building the TouchGFX development environment based on STM32L496G-DISCO
The project is to design a cup holder that can detect the use status of the cup and remind users to drink water in time. The main task is to design a beautiful interface that is pleasing to the eye. T...
sipower DigiKey Technology Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1452  1940  923  1946  968  30  40  19  20  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号