EEWORLDEEWORLDEEWORLD

Part Number

Search

IN74HC193N

Description
presettable 4-bit binary UP/down counter high-performance silicon-gate cmos
File Size229KB,7 Pages
ManufacturerIK Semicon
Websitehttp://www.iksemi.com/en/index.html
Download Datasheet Compare View All

IN74HC193N Overview

presettable 4-bit binary UP/down counter high-performance silicon-gate cmos

TECHNICAL DATA
IN74HC193
Presettable 4-Bit Binary UP/DOWN Counter
High-Performance Silicon-Gate CMOS
The IN74HC193 is identical in pinout to the LS/ALS193. The
device inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LS/ALSTTL outputs.
The counter has two separate clock inputs, a Count Up Clock and
Count Down Clock inputs. The direction of counting is determined by
which input is clocked. The outputs change state synchronous with the
LOW-to-HIGH transitions on the clock inputs. This counter may be
preset by entering the desired data on the P0, P1, P2, P3 input. When
the Parallel Load input is taken low the data is loaded independently of
either clock input. This feature allows the counters to be used as
devide-by-n by modifying the count lenght with the preset inputs. In
addition the counter can also be cleared. This is accomplished by
inputting a high on the Master Reset input. All 4 internal stages are set
to low independently of either clock input.Both a Terminal Count
Down (TC
D
) and Terminal Count Up (TC
U
) Outputs are provided to
enable cascading of both up and down counting functions. The TC
D
output produces a negative going pulse when the counter underflows
and TC
U
outputs a pulse when the counter overflows. The counter can
be cascaded by connecting the TC
U
and TC
D
outputs of one device to
the Count Up Clock and Count Down Clock inputs, respectively, of the
next device.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
µA
High Noise Immunity Characteristic of CMOS Devices
ORDERING INFORMATION
IN74HC193N Plastic
IN74HC193D SOIC
T
A
= -55° to 125° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
PIN 16 =V
CC
PIN 8 = GND
258

IN74HC193N Related Products

IN74HC193N IN74HC193 IN74HC193D
Description presettable 4-bit binary UP/down counter high-performance silicon-gate cmos presettable 4-bit binary UP/down counter high-performance silicon-gate cmos presettable 4-bit binary UP/down counter high-performance silicon-gate cmos

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 316  640  1967  268  854  7  13  40  6  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号