XC2C512-10FT256C datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> XC2C512-10FT256C

XC2C512-10FT256C: DescriptionIC cpld 512mc 9.2ns 256bga; CategoryProgrammable logic devices Programmable logic; File Size209KB，16 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

XC2C512-10FT256C Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	XC2C512-10FT256C	-	-	View	Buy Now

XC2C512-10FT256C Overview

IC cpld 512mc 9.2ns 256bga

XC2C512-10FT256C Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	XILINX
Parts packaging code	BGA
package instruction	17 X 17 MM, 1 MM PITCH, PLASTIC, FTBGA-256
Contacts	256
Reach Compliance Code	not_compliant
ECCN code	3A991.D
Factory Lead Time	12 weeks
Other features	YES
In-system programmable	YES
JESD-30 code	S-PBGA-B256
JESD-609 code	e0
JTAG BST	YES
length	17 mm
Humidity sensitivity level	3
Dedicated input times
Number of I/O lines	212
Number of macro cells	512
Number of terminals	256
Maximum operating temperature	70 °C
Minimum operating temperature
organize	0 DEDICATED INPUTS, 212 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA256,16X16,40
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)	240
power supply	1.5/3.3,1.8 V
Programmable logic type	FLASH PLD
propagation delay	10 ns
Certification status	Not Qualified
Maximum seat height	1.55 mm
Maximum supply voltage	1.9 V
Minimum supply voltage	1.7 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	17 mm

Preview

Download Datasheet

View All

CoolRunner-II CPLD Family

DS090 (v3.1) September 11, 2008

Product Specification

SSTL2_1,SSTL3_1, and HSTL_1 on 128

macrocell and denser devices

- Hot pluggable

PLA architecture

- Superior pinout retention

- 100% product term routability across function block

Wide package availability including fine pitch:

- Chip Scale Package (CSP) BGA, Fine Line BGA,

TQFP, PQFP, VQFP, and QFN packages

- Pb-free available for all packages

Design entry/verification using Xilinx and industry

standard CAE tools

Free software support for all densities using Xilinx®

WebPACK™ tool

Industry leading nonvolatile 0.18 micron CMOS

process

- Guaranteed 1,000 program/erase cycles

- Guaranteed 20 year data retention

Features

•

Optimized for 1.8V systems

- Industry’s fastest low power CPLD

- Densities from 32 to 512 macrocells

Industry’s best 0.18 micron CMOS CPLD

- Optimized architecture for effective logic synthesis

- Multi-voltage I/O operation — 1.5V to 3.3V

Advanced system features

- Fastest in system programming

1.8V ISP using IEEE 1532 (JTAG) interface

- On-The-Fly Reconfiguration (OTF)

- IEEE1149.1 JTAG Boundary Scan Test

- Optional Schmitt trigger input (per pin)

- Multiple I/O banks on all devices

- Unsurpassed low power management

DataGATE external signal control

- Flexible clocking modes

Optional DualEDGE triggered registers

Clock divider (÷ 2,4,6,8,10,12,14,16)

CoolCLOCK

- Global signal options with macrocell control

Multiple global clocks with phase selection per

macrocell

Multiple global output enables

Global set/reset

- Abundant product term clocks, output enables and

set/resets

- Efficient control term clocks, output enables and

set/resets for each macrocell and shared across

function blocks

- Advanced design security

- Open-drain output option for Wired-OR and LED

drive

- Optional bus-hold, 3-state or weak pullup on select

I/O pins

- Optional configurable grounds on unused I/Os

- Mixed I/O voltages compatible with 1.5V, 1.8V,

2.5V, and 3.3V logic levels on all parts

XC2C32A

Macrocells

Max I/O

(ns)

SYSTEM1

(MHz)

3.8

1.9

3.7

323

XC2C64A

4.6

2.0

3.9

263

•

Family Overview

Xilinx CoolRunner™-II CPLDs deliver the high speed and

ease of use associated with the XC9500/XL/XV CPLD fam-

ily with the extremely low power versatility of the XPLA3

family in a single CPLD. This means that the exact same

parts can be used for high-speed data communications/

computing systems and leading edge portable products,

with the added benefit of In System Programming. Low

power consumption and high-speed operation are com-

bined into a single family that is easy to use and cost effec-

tive. Clocking techniques and other power saving features

extend the users’ power budget. The design features are

supported starting with Xilinx ISE® 4.1i WebPACK tool.

Additional details can be found in

Recommended Resources

Induction protection safety power socket circuit diagram

Low voltage dropout and low power consumption three-terminal voltage regulator circuit

AN7161N power amplifier circuit diagram

555LCD digital clock hourly self-timer circuit

5v regulated power supply circuit with short circuit protection

875p computer motherboard circuit diagram_040

Playing with RP2040: Using Python to display multiple fonts on LCD: [i=s]This post was last edited by DDZZ669 on 2022-12-4 14:32[/i]The previous article: Playing with RP2040: Using Python to display pictures on LCD , introduced how to use an open source Python firmwar...; DDZZ669 Mobile and portable

Allwinner V853 heterogeneous AI intelligent vision development board review - V853 YOLO v3 quantization: [i=s] This post was last edited by IC Crawler on 2022-12-4 21:29 [/i] # V853 YOLO v3 quantization The NPU on V853 uses the IP of VeriSilicon Microelectronics. From the fact that this NPU supports open...; IC爬虫 Domestic Chip Exchange

Asymmetric multivibrator circuit analysis and image problems: How to determine the peak value of the mutation in the above figure, and why does the peak value exceed the power supply voltage?...; zzjzzjzzj Analog electronics

[MPS Mall Big Offer Experience Season] Unboxing: This is my first experience with MPS’s online store; A senior in the lab told me about the activity of purchasing MPS chips; Then I participated in it; Compared to other shopping malls, MPS gave me th...; 羊啾啾 Power technology

DIY LED Control: I just moved to a new rental house. The place to turn off the lights is too far away. It’s so cold and I don’t want to get up to turn off the lights. So I want to play with the LED lights? I don't hav...; xutong Creative Market

ESP32 Arduino lights up the room, it's really cool. Attached is the latest method to build the Arduino ESP32 environment.: It took me a few days to finally run the ESP32-S2 lighting routine using the Arduino IDE. I think it's my problem, but I found that many people seem to have encountered the same problem as me, and the...; littleshrimp Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components