TC55VEM416AXBN55
TENTATIVE
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
1,048,576-WORD BY 16-BIT FULL CMOS STATIC RAM
DESCRIPTION
The TC55VEM416AXBN is a 16,777,216-bit static random access memory (SRAM) organized as 1,048,576 words
by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3
to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current
of 3 mA/MHz and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 0.9
µA
standby
current (at V
DD
=
3 V, Ta
=
25°C, typical) when chip enable ( CE1 ) is asserted high or (CE2) is asserted low. There
are three control inputs. CE1 and CE2 are used to select the device and for data retention control, and output
enable ( OE ) provides fast memory access. Data byte control pin ( LB , UB ) provides lower and upper byte access.
This device is well suited to various microprocessor system applications where high speed, low power and battery
backup are required. And, with a guaranteed operating extreme temperature range of
−40°
to 85°C, the
TC55VEM416AXBN can be used in environments exhibiting extreme temperature conditions. The
TC55VEM416AXBN is available in a plastic 48-ball BGA.
FEATURES
•
•
•
•
•
•
•
Low-power dissipation
Operating: 9 mW/MHz (typical)
Single power supply voltage of 2.3 to 3.6 V
Power down features using CE1 and CE2
Data retention supply voltage of 1.5 to 3.6 V
Direct TTL compatibility for all inputs and outputs
Wide operating temperature range of
−40°
to 85°C
Standby Current (maximum):
3.6 V
3.0 V
15
µA
8
µA
•
Access Times:
Access Time
CE1
Access Time
55 ns
55 ns
55 ns
30 ns
CE2
OE
Access Time
Access Time
•
Package:
P-TFBGA48-0811-0.75AZ (Weight:
g typ)
PIN ASSIGNMENT
(TOP VIEW)
48 PIN BGA
1
A
B
LB
I/O9
2
OE
UB
PIN NAMES
3
A0
A3
A5
A17
OP
A14
A12
A9
4
A1
A4
A6
A7
A16
A15
A13
A10
5
A2
CE1
6
CE2
I/O1
I/O3
V
DD
V
SS
I/O7
I/O8
NC
A0~A19
CE1
, CE2
Address Inputs
Chip Enable
Read/Write Control
Output Enable
Data Byte Control
Data Inputs/Outputs
Power
Ground
No Connection
Option
R/W
OE
C I/O10 I/O11
D
E
V
SS
V
DD
I/O12
I/O13
I/O2
I/O4
I/O5
I/O6
R/W
A11
LB ,
UB
I/O1~I/O16
V
DD
GND
NC
OP*
F I/O15 I/O14
G I/O16
H
A18
A19
A8
*:
OP pin must be open or connected to GND.
2002-08-29
1/14
TC55VEM416AXBN55
OPERATING MODE
MODE
CE1
CE2
H
H
H
H
H
H
H
H
H
*
L
*
OE
R/W
H
H
H
L
L
L
H
H
H
*
*
*
LB
L
H
L
L
H
L
L
H
L
*
*
H
UB
I/O1~I/O8
Output
High-Z
Output
Input
High-Z
Input
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
I/O9~I/O16
Output
Output
High-Z
Input
Input
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
POWER
I
DDO
I
DDO
I
DDO
I
DDO
I
DDO
I
DDO
I
DDO
I
DDO
I
DDO
I
DDS
I
DDS
I
DDS
L
Read
L
L
L
Write
L
L
L
Output Deselect
L
L
H
Standby
*
*
*
= don't care
H = logic high
L = logic low
L
L
L
*
*
*
H
H
H
*
*
*
L
L
H
L
L
H
L
L
H
*
*
H
MAXIMUM RATINGS
SYMBOL
V
DD
V
IN
V
I/O
P
D
T
solder
T
stg
T
opr
Power Supply Voltage
Input Voltage
Input/Output Voltage
Power Dissipation
Soldering Temperature (10s)
Storage Temperature
Operating Temperature
RATING
VALUE
−0.3~4.2
−0.3*~4.2
−0.5~V
DD
+
0.5
0.6
260
−55~125
−40~85
UNIT
V
V
V
W
°C
°C
°C
*:
−2.0
V when measured at a pulse width of 20ns
DC RECOMMENDED OPERATING CONDITIONS (
Ta
= −
40° to 85°C
)
SYMBOL
V
DD
V
IH
V
IL
V
DH
PARAMETER
Power Supply Voltage
Input High Voltage
Input Low Voltage
Data Retention Supply Voltage
V
DD
=
2.3 V~2.7 V
V
DD
=
2.7 V~3.6 V
MIN
2.3
2.0
2.2
−0.3*
1.5
V
DD
×
0.24
3.6
V
V
TYP
MAX
3.6
V
DD
+
0.3
UNIT
V
V
*:
−2.0
V when measured at a pulse width of 20ns
2002-08-29
3/14
TC55VEM416AXBN55
(Ta
= −
40° to 85°C, V
DD
=
2.7 to 3.6 V)
READ CYCLE
SYMBOL
t
RC
t
ACC
t
CO1
t
CO2
t
OE
t
BA
t
COE
t
OEE
t
BE
t
OD
t
ODO
t
BD
t
OH
Read Cycle Time
Address Access Time
Chip Enable(
CE1
) Access Time
Chip Enable(CE2) Access Time
Output Enable Access Time
Data Byte Control Access Time
Chip Enable Low to Output Active
Output Enable Low to Output Active
Data Byte Control Low to Output Active
Chip Enable High to Output High-Z
Output Enable High to Output High-Z
Data Byte Control High to Output High-Z
Output Data Hold Time
PARAMETER
MIN
55
5
0
5
10
MAX
55
55
55
30
55
25
25
25
ns
UNIT
AC CHARACTERISTICS AND OPERATING CONDITIONS
WRITE CYCLE
SYMBOL
t
WC
t
WP
t
CW
t
BW
t
AS
t
WR
t
ODW
t
OEW
t
DS
t
DH
Note:
Write Cycle Time
Write Pulse Width
Chip Enable to End of Write
Data Byte Control to End of Write
Address Setup Time
Write Recovery Time
R/W Low to Output High-Z
R/W High to Output Active
Data Setup Time
Data Hold Time
PARAMETER
MIN
55
40
45
45
0
0
0
25
0
MAX
25
ns
UNIT
t
OD
, t
ODO
, t
BD
and t
ODW
are specified in time when an output becomes high impedance, and are not judged depending on
an output voltage level.
2002-08-29
5/14
Power technology
京公网安备 11010802033920号
EEWORLD
