EEWORLDEEWORLDEEWORLD

Part Number

Search

P680-39OC

Description
38-640MHz Low Phase Noise XO
File Size296KB,10 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

P680-39OC Overview

38-640MHz Low Phase Noise XO

(Preliminary)
PL680-37/38/39
38-640MHz Low Phase Noise XO
FEATURES
Less than 0.4ps RMS (12KHz-20MHz) phase
jitter for
all frequencies
.
Less than 25ps peak to peak jitter for all
frequencies.
Low phase noise output (@ 1MHz frequency
offset
-144dBc/Hz for 106.25MHz
-144dBc/Hz for 156.25MHz
-144dBc/Hz for 212.5MHz
-140dBc/Hz for 312.5MHz,
-131dBC/Hz for 622.08MHz
19MHz-40MHz crystal input.
38MHz-640MHz output.
Available in PECL, LVDS, or CMOS outputs.
Output Enable selector.
2.5V & 3.3V operation.
Available in 3x3 QFN or 16-pin TSSOP
packages.
PACKAGE PIN ASSIGNMENT
VDDANA
XIN
XOUT
SEL2^
OE_CTRL
DNC
GNDANA
LP
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GNDBUF
QBAR
VDDBUF
Q
GNDBUF
LM
PL680-3X
16-pin TSSOP
VDDANA
SEL0^
10
XOUT
SEL2^
OE_CTRL
DNC
12
13
14
15
16
1
11
SEL1^
9
XIN
8
7
6
GNDBUF
QBAR
VDDBUF
Q
DESCRIPTION
The PL680-3X is a monolithic low jitter and low
phase noise high performance clock, capable of
maintaining 0.4ps RMS phase jitter and CMOS,
LVDS or PECL outputs, covering a wide frequency
output range up to 640MHz. It allows high
performance and high frequency output, using a low
cost fundamental crystal of between 19-40MHz..
The frequency selector pads of PL680-3X enable
output frequencies of (2, 4, 8, or 16) * F
XIN
. The
PL680-3X is designed to address the demanding
requirements of high performance applications such
Fiber Channel, serial ATA, Ethernet, SAN, etc.
PL680-3X
2
3
4
5
GNDANA
3x3 QFN
Note1: QBAR is used for single ended CMOS output
.
Note2: ^ Denotes internal pull up resistor.
BLOCK DIAGRAM
VCO
Divider
Charge
Pump
+
Loop
Filter
Output
Divider
(1,2,4,8)
GNDBUF
LP
LM
XIN
XOUT
XTAL
OSC
Phase
Detector
VCO
(F
XiN
x16)
QBAR
Q
Performance Tuner
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/28/05 Page 1
Working conditions of three states of circuit
In the study of electronic circuits, to learn how to analyze circuits, we must start by understanding the three states of circuits. The three states of circuits are: open circuit (load), short circuit...
fish001 Analogue and Mixed Signal
How to change the display direction of 9B96 screen?
How to change the up and down display direction of 9B96 screen?...
wzp2007 Microcontroller MCU
BGA Fanout Tutorial
The whole process of BGA fan-out in PADS 2005...
simonprince PCB Design
Questions about calibration of HiSilicon K3 RF part test
Everyone, has anyone tested and calibrated the RF part of a K3 phone? I encountered a problem. In the AMTS tool, we have configured the GPIB master address and port according to the instrument address...
chao2641 Embedded System
[Environment Construction] Network Configuration of Multiple Linux Servers
[size=3]Multiple Linux servers can form a larger working system network, which generally includes disk arrays, disk servers, working servers, window servers, etc. Among them, disk servers are used to ...
open82977352 Linux and Android
The problem of msp430 outputting pwm wave to control the motor rotation
The model used is 2618, and the program is as follows: #include "msp430x26x.h" int main( void ) { // Stop watchdog timer to prevent time out reset WDTCTL = WDTPW + WDTHOLD; while(1) { P1SEL |= BIT1; P...
ZXM00912345 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2158  1220  101  2395  690  44  25  3  49  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号