Part Number 405GP
Revision 2.03 – September 7, 2007
405GP
Power PC 405GP Embedded Processor
Features
• PowerPC
®
405 32-bit RISC processor core
operating up to 266MHz
• Synchronous DRAM (SDRAM) interface operating
up to 133MHz
- 32-bit interface for non-ECC applications
- 40-bit interface serves 32 bits of data plus 8
check bits for ECC applications
• 4KB on-chip memory (OCM)
• External peripheral bus
- Flash ROM/Boot ROM interface
- Direct support for 8-, 16-, or 32-bit SRAM and
external peripherals
- Up to eight devices
- External Mastering supported
• DMA support for external peripherals, internal
UART and memory
- Scatter-gather chaining supported
- Four channels
Data Sheet
• PCI Revision 2.2 compliant interface (32-bit, up to
66MHz)
- Synchronous or asynchronous PCI Bus
interface
- Internal or external PCI Bus Arbiter
• Ethernet 10/100Mbps (full-duplex) support with
media independent interface (MII)
• Programmable interrupt controller supports seven
external and 19 internal edge triggered or level-
sensitive interrupts
• Programmable timers
• Two serial ports (16550 compatible UART)
• One IIC interface
• General purpose I/O (GPIO) available
• Supports JTAG for board level testing
• Internal processor local Bus (PLB) runs at SDRAM
interface frequency
• Supports PowerPC processor boot from PCI
memory
Description
Designed specifically to address embedded
applications, the PowerPC 405GP (PPC405GP)
provides a high-performance, low-power solution that
interfaces to a wide range of peripherals by
incorporating on-chip power management features
and lower power dissipation requirements.
This chip contains a high-performance RISC
processor core, SDRAM controller, PCI bus interface,
Ethernet interface, control for external ROM and
peripherals, DMA with scatter-gather support, serial
ports, IIC interface, and general purpose I/O.
Technology: CMOS SA-12E, 0.25
μm
(0.18
μm
L
eff
)
Package: 456-ball (35mm or 27mm), or 413-ball
(25mm) enhanced plastic ball grid array (E-PBGA)
Power (typical): TBDW at 133MHz, 1.5W at 200MHz,
2W at 266MHz
AMCC
1
405GP – Power PC 405GP Embedded Processor
Revision 2.03 – September 7, 2007
Data Sheet
Contents
Ordering, PVR, and JTAG Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Address Map Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
On-Chip Memory (OCM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
PLB to PCI Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
SDRAM Memory Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
External Peripheral Bus Controller (EBC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
DMA Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Serial Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
IIC Bus Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
General Purpose IO (GPIO) Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Universal Interrupt Controller (UIC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
10/100 Mbps Ethernet MAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Signal List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Spread Spectrum Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Strapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
Tables
System Memory Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
DCR Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Signals Listed Alphabetically . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Signals Listed by Ball Assignment—413-Ball Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Signals Listed by Ball Assignment—456-Ball Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Pin Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Signal Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Package Thermal Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Recommended DC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Input Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
DC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Clocking Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Peripheral Interface Clock Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
I/O Specifications—All speeds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
I/O Specifications—133 and 200MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
I/O Specifications—266MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
PPC405GP Strapping Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
2
AMCC
Revision 2.03 – September 7, 2007
405GP – Power PC 405GP Embedded Processor
Data Sheet
Figures
PPC405GP Embedded Controller Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
25mm, 413-Ball E-PBGA Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
27mm, 456-Ball E-PBGA Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
35mm, 456-Ball E-PBGA Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
5V-Tolerant Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Input Setup and Hold Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Output Delay and Float Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
AMCC
3
405GP – Power PC 405GP Embedded Processor
Revision 2.03 – September 7, 2007
Data Sheet
Ordering, PVR, and JTAG Information
Processor
Frequency
133MHz
133MHz
133MHz
133MHz
133MHz
133MHz
133MHz
133MHz
200MHz
200MHz
200MHz
200MHz
200MHz
200MHz
200MHz
200MHz
200MHz
200MHz
266MHz
266MHz
266MHz
266MHz
266MHz
266MHz
266MHz
266MHz
266MHz
266MHz
Rev
Level
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
Product Name
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
PPC405GP
Order Part Number
1, 2
PPC405GP-3BE133C
PPC405GP-3BE133CZ
PPC405GP-3DE133C
PPC405GP-3DE133CZ
PPC405GP-3FE133C
PPC405GP-3FE133CZ
PPC405GP-3KE133C
PPC405GP-3KE133CZ
PPC405GP-3BE200C
PPC405GP-3BE200CZ
PPC405GP-3DE200C
PPC405GP-3DE200CZ
PPC405GP-3FE200C
PPC405GP-3FE200CZ
PPC405GP-3KE200C
PPC405GP-3KE200CZ
PPC405GP-3EE200C
PPC405GP-3EE200CZ
PPC405GP-3BE266C
PPC405GP-3BE266CZ
PPC405GP-3DE266C
PPC405GP-3DE266CZ
PPC405GP-3FE266C
PPC405GP-3FE266CZ
PPC405GP-3KE266C
PPC405GP-3KE266CZ
PPC405GP-3EE266C
PPC405GP-3EE266CZ
Package
35mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
25mm, 413 ball E-PBGA
25mm, 413 ball E-PBGA
35mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
35mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
27mm, 456 ball E-PBGA
25mm, 413 ball E-PBGA
25mm, 413 ball E-PBGA
PVR Value
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
0x40110145
JTAG ID
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
0x42050049
Notes
1.
Z at the end of the Order Part Number indicates a tape-and-reel shipping package. Otherwise, the chips are shipped in a tray.
2.
Package types F (35mm) and K (27mm) are lead-free.
The part number contains a revision code. This refers to the die mask revision number and is included in the part
numbering scheme for identification purposes only.
The PVR (Processor Version Register) is software accessible and contains additional information about the
revision level of the part. Refer to the
PowerPC 405GP Embedded Processor User’s Manual
for details on the
register content.
4
AMCC
Revision 2.03 – September 7, 2007
405GP – Power PC 405GP Embedded Processor
Data Sheet
Order Part Number Key
PPC405GP-3BE266Cx
Shipping Package
Blank = Tray
Z
= Tape and reel
Part Number
Operational Case Temperature
Range (-40°C to +85°C)
Processor Speed
133MHz
200MHz
266MHz
Revision Level
Grade 3 Reliability
Package
B: 35mm, 456 E-PBGA
D: 27mm, 456 E-PBGA
E: 25mm, 413 E-PBGA
F: 35mm, 456 E-PBGA lead-free
K: 27mm, 456 E-PBGA lead-free
AMCC
5