EEWORLDEEWORLDEEWORLD

Part Number

Search

P4C147-35PMB

Description
ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM
File Size59KB,6 Pages
ManufacturerETC
Download Datasheet View All

P4C147-35PMB Overview

ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM

P4C147
P4C147
ULTRA HIGH SPEED 4K x 1
STATIC CMOS RAM
FEATURES
Full CMOS, 6T Cell
High Speed (Equal Access and Cycle Times)
– 10/12/15/20/25 ns (Commercial)
– 15/20/25/35 ns (Military)
Low Power Operation
– 715 mW Active
–10 (Commercial)
– 550 mW Active
–25 (Commercial)
– 110 mW Standby (TTL Input)
– 55 mW Standby (CMOS Input)
Single 5V
±
10% Power Supply
Separate Input and Output Ports
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
Standard Pinout (JEDEC Approved)
– 18 Pin 300 mil DIP
– 18 Pin CERPACK
– 18 Pin LCC (290 x 430 mils)
DESCRIPTION
The P4C147 is a 4,096-bit ultra high speed static RAM
organized as 4K x 1. The CMOS memories require no
clocks or refreshing, and have equal access and cycle
times. Inputs are fully TTL-compatible. The RAM operates
from a single 5V
±
10% tolerance power supply.
Access times as fast as 10 nanoseconds are available,
permitting greatly enhanced system operating speeds.
CMOS is utilized to reduce power consumption in both
active and standby modes. In addition to very high
performance, this device features latch-up protection and
single-event-upset protection.
The P4C147 is available in 18 pin 300 mil DIP packages
as well as an 18-pin CERPACK package and LCC.
FUNCTIONAL BLOCK DIAGRAM
A
ROW
SELECT
4,096-BIT
MEMORY
ARRAY
PIN CONFIGURATIONS
A0
VCC
A11
17
18
16
15
14
13
12
A0
A1
A2
A3
A4
A5
DOUT
WE
GND
1
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
10
V CC
A 11
A 10
A9
A8
A7
A6
DIN
CE
2
A1
(6)
A
A2
A3
A4
A5
DOUT
8
3
4
5
6
1
A10
A9
A8
A7
A6
11
D
IN
INPUT
DATA
CONTROL
COLUMN I/O
D
OUT
7
9
GND
WE
COLUMN
SELECT
10
CE
A
(6)
A
DIP (P1, D1), CERPACK (F1) SIMILAR
LCC (L7)
TOP VIEW
WE
Means Quality, Service and Speed
1Q97
13
DIN
CE
FPGAs—The Future of AI
FPGA - the future of artificial intelligence Feasibility analysis of artificial intelligence based on large-scale digital logic Note: This article was written a year ago and has a certain degree of po...
黑衣人 FPGA/CPLD
Problems using ActiveSync to access PDA (wince) via USB
ActiveSync can connect to PDA, and can see the contents on PDA (wince), such as My Document directory, Windows directory, ResidentFlash directory, etc. But I want to restrict ActiveSync to only access...
wisyjt Embedded System
Friends in the forum: Lingyang 61 board download problem, urgent
I recently spent more than ten hours soldering the Sunplus board. However, when I downloaded the test program, it showed up at 97%: can't find the path for main.c, please select the path-------- I'm r...
子诺如歌 MCU
Latest national competition questions
[i=s] This post was last edited by paulhyde on 2014-9-15 09:01 [/i] Dear students participating in the 2009 National Competition, if you have reliable questions, please do not keep them to yourself an...
xuming011 Electronics Design Contest
2.1 Subwoofer Production
I found it by chance when searching online. It should be good. If you have the conditions, you can try it....
0957 Analog electronics
July 9th afternoon Beijing event: Real-time computing and RT-Thread
Time: July 9, 2011, 15:00, 2 hours Location: 3-125, FIT Building, Tsinghua University (1st floor) Host: SoSE Open Source Group, Tsinghua University Institute of Information Science and Technology Oper...
ffxz Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2364  2231  1293  849  2778  48  45  27  18  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号