8N3Q001LG-0057CDI8 datasheet, PDF

Datasheet> All Categories > Passive components> 8N3Q001LG-0057CDI8

8N3Q001LG-0057CDI8: CategoryPassive components; File Size170KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N3Q001LG-0057CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N3Q001LG-0057CDI8	-	-	View	Buy Now

8N3Q001LG-0057CDI8 Parametric

Parameter Name	Attribute value
Product Category	Programmable Oscillators
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	No
Product	XO
Package / Case	7 mm x 5 mm x 1.55 mm
Length	7 mm
Width	5 mm
Packaging	Reel
Factory Pack Quantity	1000
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N3Q001 REV G

DATA SHEET

General Description

The IDT8N3Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVPECL clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3Q001

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3Q001GCD REVISION A

MARCH 6, 2012

Recommended Resources

SAA1064 serial I2C bus LED dynamic driver interface circuit diagram

CD-B type high frequency heat sealing machine circuit

Using 5G23 regulated power supply

Inductive power test circuit

Low Cost Voltage Doubler circuit

0--25V, 0~10A stabilized voltage/stabilized current power supply

Verilog code understanding: always @ (posedge clk or posedge reset)if (reset)cnt = 0;elsecnt = cnt + 1'b1; Is cnt reset synchronously after turning on the FPGA ( cnt = 0 )? ? ? If you want a control signal sign to control cnt to...; eeleader-mcu FPGA/CPLD

Semiconductor Introduction: Introduction to Semiconductors Whether from the perspective of science and technology or economic development, the importance of semiconductors is very huge. The core units of most electronic products...; hodenshi MCU

Shanghai Haozhou Company is recruiting candidates who are familiar with AVR hardware and software development and debugging of peripheral circuits with ARM as the core chip.: Shanghai How-Zone Company is recruiting people who are familiar with AVR hardware and software development, and debugging of peripheral circuits of ARM-based core chips, mainly focusing on product tes...; msy2009 ARM Technology

Encountered a strange problem: [table][tr][td]I found that when I downloaded the program, my fpga ran in front of the prom, so when I turned off the power and then turned it on again, the prom program could not be loaded. How can I...; eeleader FPGA/CPLD

Suddenly prompted MDK5.12 license check failed: Last week I used MDK5.12 to compile the project without any problems. Today, when I compiled the project, the following prompt appeared. I deleted and reinstalled it several times but it still didn't ...; dwlovehome stm32/stm8

Timer event does not respond: Program written in EVC, running on PDA. API programming, no MFC. The Timer event of the form does not respond, but after I hide the form, it responds. What could be the reason? Could it be blocked som...; lingdukongjian Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components