8N3Q001KG-0020CDI8 datasheet, PDF

Datasheet> All Categories > Passive components> 8N3Q001KG-0020CDI8

8N3Q001KG-0020CDI8: DescriptionProgrammable Oscillators; CategoryPassive components; File Size170KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N3Q001KG-0020CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N3Q001KG-0020CDI8	-	-	View	Buy Now

8N3Q001KG-0020CDI8 Overview

Programmable Oscillators

8N3Q001KG-0020CDI8 Parametric

Parameter Name	Attribute value
Product Category	Programmable Oscillators
Manufacturer	IDT (Integrated Device Technology, Inc.)
Product	XO

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N3Q001 REV G

DATA SHEET

General Description

The IDT8N3Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVPECL clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3Q001

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3Q001GCD REVISION A

MARCH 6, 2012

Recommended Resources

Phase relationship between input and output signals of common emitter amplifier circuit

Five-band equalizer composed of LA3600

Constant current source circuit diagram of operational amplifier and Darlington transistor

NJU7663 constitutes multiple negative voltage circuit diagram

Voltage stabilizing circuit with simultaneous adjustment of positive and negative voltages

Transmit circuit diagram

Anyone got an LPC1343 to borrow or sell?: A few days ago, tiankai001 told me that a friend in the forum is preparing for a competition and needs an LPC1343 board. I wonder if any friend is willing to borrow it or sell it second-hand :)...; soso Buy&Sell

Low-cost wireless RF communication chip selection: Low-cost wireless RF communication chip selectionRecently, we are going to make a wireless communication remote control device, which requires low cost. TI's MCU with wirelessAs for TI:MCU with wirele...; Jacktang Wireless Connectivity

How to adjust the reading order of high and low bytes of integers in COSMIC?: Previously, when IAR compiled AVR programs, the low byte was in the front and the high byte was in the back.In COSMIC, it became the high byte in the front and the low byte in the back.In this way, wh...; ufo2007 stm32/stm8

After the JTAG port is used as I/O, the program cannot be downloaded.: After using the JTAG port as I/O, I cannot download the program using the emulator.The settings cannot be recognized. How to fix No Cortex-M Device found in JTAG Chain? Has anyone encountered this?...; tigerlikes stm32/stm8

Issues with burning wince and developing games on wince: Regarding our current project, I would like to ask the following questions: 1. The experimental box we use is PXA270, ARM10, and the FLASH must be formatted first when burning the kernel. However, as ...; lijun321 Embedded System

Ask the experts for analog electronics knowledge: Question: Could you experts please help me analyze in detail how the connection method of the input ends of these two circuits can provide protection?...; whwshiyuan1984 Analog electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components