K7I163682B-FC20 datasheet, PDF

Datasheet> All Categories > storage> storage> K7I163682B-FC20

K7I163682B-FC20: Description512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM; Categorystorage storage; File Size365KB，17 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/

Download Datasheet Parametric Compare View All

K7I163682B-FC20 Overview

512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM

K7I163682B-FC20 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SAMSUNG
Parts packaging code	BGA
package instruction	LBGA, BGA165,11X15,40
Contacts	165
Reach Compliance Code	unknow
ECCN code	3A991.B.2.A
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B165
JESD-609 code	e0
length	17 mm
memory density	18874368 bi
Memory IC Type	DDR SRAM
memory width	36
Number of functions	1
Number of terminals	165
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.5/1.8,1.8 V
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum standby current	0.16 A
Minimum standby current	1.7 V
Maximum slew rate	0.5 mA
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm

Preview

Download Datasheet

View All

K7I163682B

K7I161882B

Document Title

512Kx36 & 1Mx18 DDRII CIO b2 SRAM

512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM

Revision History

Rev. No.

0.0

0.1

History

1. Initial document.

1. Add the speed bin (-33, -30)

2. Delete the speed bin (-25, -13)

1. Change the Boundary scan exit order.

2. Correct the Overshoot and Undershoot timing diagram.

1. Add the speed bin (-25)

1. Correct the JTAG ID register definition

2. Correct the AC timing parameter (delete the tKHKH Max value)

1. Change the Maximum Clock cycle time.

2. Correct the 165FBGA package ball size.

1. Add the power up/down sequencing comment.

2. Update the DC current parameter (Icc and Isb).

3. Change the Max. speed bin from -33 to -30.

1. Change the ISB1.

Speed Bin

-30

-25

-20

-16

1.0

2.0

1. Final spec release

1. Delete the x8 Org.

2. Delete the 300MHz speed bin

1. Add the 300MHz speed bin

1. Change the stand-by current(I

SB1

)

before

after

Isb1

-30 :

230

260

-25 :

210

240

-20 :

190

220

-16 :

170

200

From

200

180

160

140

230

210

190

170

Oct. 31, 2003

Nov. 28, 2003

Final

Draft Date

Oct. 23. 2002

Oct. 24. 2002

Remark

Advance

Premilinary

0.2

Dec. 16, 2002

Premilinary

0.3

0.4

Jan. 27, 2003

Mar. 20, 2003

Premilinary

0.5

April. 4, 2003

Premilinary

0.6

June. 20, 2003

Premilinary

0.7

Oct. 20. 2003

Premilinary

3.0

3.1

June. 18, 2004

July. 28, 2004

Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the

specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any ques-

tions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

-1-

July. 2004

Rev 3.1

K7I163682B

K7I161882B

GENERAL DESCRIPTION

512Kx36 & 1Mx18 DDRII CIO b2 SRAM

The K7I163682B and K7I1161882B are 18,874,368-bits DDR Common I/O

Synchronous Pipelined Burst SRAMs.

They are organized as 524,288 words by 36bits for K7I163682B and 1,048,576 words by 18 bits for K7I161882B for K7I160882B.

Address, data inputs, and all control signals are synchronized to the input clock ( K or K ).

Normally data outputs are synchronized to output clocks ( C and C ), but when C and C are tied high,

the data outputs are synchronized to the input clocks ( K and K ).

Read data are referenced to echo clock ( CQ or CQ ) outputs.

Read address and write address are registered on rising edges of the input K clocks.

Common address bus is used to access address both for read and write operations.

The internal burst counter is fiexd to 2-bit sequential for both read and write operations.

Synchronous pipeline read and late write enable high speed operations.

Simple depth expansion is accomplished by using LD for port selection.

Byte write operation is supported with BW

and BW

( BW

and BW

pins for x18 ( x36 ) device.

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoriing package pads attachment status with system.

The K7I163682B and K7I161882B are implemented with SAMSUNG's high performance 6T CMOS technology

and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

Read Operations

Read cycles are initiated by initiating R/W as high at the rising edge of the positive input clock K.

Address is presented and stored in the read address register synchronized with K clock.

For 2-bit burst DDR operation, it will access two 36-bit or 18-bit data words with each read command.

The first pipelined data is transfered out of the device triggered by C clock following next K clock rising edge.

Next burst data is triggered by the rising edge of following C clock rising edge.

Continuous read operations are initated with K clock rising edge.

And pipelined data are transferred out of device on every rising edge of both C and C clocks.

In case C and C tied to high, output data are triggered by K and K insted of C and C.

When the LD is disabled after a read operation, the K7I163682B and K7I161882B will first complete

burst read operation before entering into deselect mode at the next K clock rising edge.

Then output drivers disabled automatically to high impedance state.

Echo clock operation

To assure the output tracibility, the SRAM provides the output Echo clock, pair of compliment clock CQ and CQ,

which are synchronized with internal data output.

Echo clocks run free during normal operation.

The Echo clock is triggered by internal output clock signal, and transfered to external through same structures

as output driver.

Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: V

, V

DDQ

, V

REF

, then V

. V

and V

DDQ

can be applied

simultaneously, as long as V

DDQ

does not exceed V

by more than 0.5V during power-up. The following power-down supply voltage

removal sequence is recommended: V

, V

REF

, V

DDQ

, V

. V

and V

DDQ

can be removed simultaneously, as long as V

DDQ

does not exceed V

by more than 0.5V during power-down.

-5-

July. 2004

Rev 3.1

K7I163682B-FC20 Related Products

	K7I163682B-FC20	K7I163682B	K7I161882B-FC16	K7I161882B-FC25	GS8JQ	K7I163682B-FC16	K7I161882B-FC30	K7I163682B-FC25	K7I163682B-FC30
Description	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM	Surface Mount General Purpose Rectifier	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM	512Kx36-bit, 1Mx18-bit DDRII CIO b2 SRAM
Is it Rohs certified?	incompatible	-	incompatible	incompatible	-	incompatible	incompatible	incompatible	incompatible
Maker	SAMSUNG	-	SAMSUNG	SAMSUNG	-	SAMSUNG	SAMSUNG	SAMSUNG	SAMSUNG
Parts packaging code	BGA	-	BGA	-	-	BGA	BGA	-	BGA
package instruction	LBGA, BGA165,11X15,40	-	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	-	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40	LBGA, BGA165,11X15,40
Contacts	165	-	165	-	-	165	165	-	165
Reach Compliance Code	unknow	-	compli	unknow	-	unknow	unknow	unknow	unknow
ECCN code	3A991.B.2.A	-	3A991.B.2.A	-	-	3A991.B.2.A	3A991.B.2.A	-	3A991.B.2.A
Maximum access time	0.45 ns	-	0.5 ns	-	-	0.5 ns	0.45 ns	0.45 ns	0.45 ns
Other features	PIPELINED ARCHITECTURE	-	PIPELINED ARCHITECTURE	-	-	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	200 MHz	-	167 MHz	-	-	167 MHz	303 MHz	250 MHz	303 MHz
I/O type	COMMON	-	COMMON	-	-	COMMON	COMMON	COMMON	COMMON
JESD-30 code	R-PBGA-B165	-	R-PBGA-B165	-	-	R-PBGA-B165	R-PBGA-B165	R-PBGA-B165	R-PBGA-B165
JESD-609 code	e0	-	e0	-	-	e0	e0	e0	e0
length	17 mm	-	17 mm	-	-	17 mm	17 mm	15 mm	17 mm
memory density	18874368 bi	-	18874368 bi	-	-	18874368 bi	18874368 bi	18874368 bi	18874368 bi
Memory IC Type	DDR SRAM	-	DDR SRAM	-	-	DDR SRAM	DDR SRAM	DDR SRAM	DDR SRAM
memory width	36	-	18	-	-	36	18	36	36
Number of functions	1	-	1	-	-	1	1	1	1
Number of terminals	165	-	165	-	-	165	165	165	165
word count	524288 words	-	1048576 words	-	-	524288 words	1048576 words	524288 words	524288 words
character code	512000	-	1000000	-	-	512000	1000000	512000	512000
Operating mode	SYNCHRONOUS	-	SYNCHRONOUS	-	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	-	70 °C	-	-	70 °C	70 °C	70 °C	70 °C
organize	512KX36	-	1MX18	-	-	512KX36	1MX18	512KX36	512KX36
Output characteristics	3-STATE	-	3-STATE	-	-	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	-	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LBGA	-	LBGA	-	-	LBGA	LBGA	LBGA	LBGA
Encapsulate equivalent code	BGA165,11X15,40	-	BGA165,11X15,40	-	-	BGA165,11X15,40	BGA165,11X15,40	BGA165,11X15,40	BGA165,11X15,40
Package shape	RECTANGULAR	-	RECTANGULAR	-	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE	-	GRID ARRAY, LOW PROFILE	-	-	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL	-	PARALLEL	-	-	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	-	NOT SPECIFIED	-	-	NOT SPECIFIED	NOT SPECIFIED	260	NOT SPECIFIED
power supply	1.5/1.8,1.8 V	-	1.5/1.8,1.8 V	-	-	1.5/1.8,1.8 V	1.5/1.8,1.8 V	1.5/1.8,1.8 V	1.5/1.8,1.8 V
Certification status	Not Qualified	-	Not Qualified	-	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.4 mm	-	1.4 mm	-	-	1.4 mm	1.4 mm	1.4 mm	1.4 mm
Maximum standby current	0.16 A	-	0.14 A	-	-	0.14 A	0.2 A	0.18 A	0.2 A
Minimum standby current	1.7 V	-	1.7 V	-	-	1.7 V	1.7 V	1.7 V	1.7 V
Maximum slew rate	0.5 mA	-	0.35 mA	-	-	0.45 mA	0.5 mA	0.55 mA	0.6 mA
Maximum supply voltage (Vsup)	1.9 V	-	1.9 V	-	-	1.9 V	1.9 V	1.9 V	1.9 V
Minimum supply voltage (Vsup)	1.7 V	-	1.7 V	-	-	1.7 V	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	-	1.8 V	-	-	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	-	YES	-	-	YES	YES	YES	YES
technology	CMOS	-	CMOS	-	-	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	-	COMMERCIAL	-	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	-	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	BALL	-	BALL	-	-	BALL	BALL	BALL	BALL
Terminal pitch	1 mm	-	1 mm	-	-	1 mm	1 mm	1 mm	1 mm
Terminal location	BOTTOM	-	BOTTOM	-	-	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	-	NOT SPECIFIED	-	-	NOT SPECIFIED	NOT SPECIFIED	40	NOT SPECIFIED
width	15 mm	-	15 mm	-	-	15 mm	15 mm	13 mm	15 mm

Recommended Resources

What is a low EMI power supply? It’s worth collecting!

Touch triggered bistable circuit diagram

far field transmitter circuit

Solar oscillation circuit

Ultrashort wave item left reminder alarm circuit

Typical LTC4053 USB interface lithium-ion battery charger circuit

Urgent! ! Help, why does the external crystal oscillator of 430 not oscillate? ?: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i] My program suddenly stopped running during operation, and I found that the 8M crystal oscillator did not start. In order to find out t...; iczibm Electronics Design Contest

Confused about the problem of connecting two different MOS tubes in parallel in the circuit diagram...: [align=left][color=#333333][font=Arial, Microsoft YaHei][size=14px]I am learning an LED shutdown circuit. The circuit uses a MOS switch to shut off the negative pole of the LED. I have a few questions...; flinstone Power technology

6657Statically configure serial port general interrupt in sys/bios: [i=s] This post was last edited by niguangyixia on 2018-12-5 10:41[/i] [font="][size=14px]Help needed:[/size][/font] [font="][size=14px]The serial port interrupts of routine 6657 have been adjusted by...; niguangyixia DSP and ARM Processors

Signals crossing two clock domains: A signal to another clock domainLet's say a signal from clkA domain is needed in clkB domain. It needs to be "synchronized" to clkB domain, so we want to build a "synchronizer" design, which takes a s...; eeleader FPGA/CPLD

ALTERA DDR2 IP customization problem (local_init_done): I used CYCLONEIII chip, customized DDR2 IP core, and then used SINALTAP to capture signals directly. I found that the reason for the failure to read and write was that local_init_done was always low, ...; zht24kobe FPGA/CPLD

Cyclone V official Chinese data sheet collection: [i=s]This post was last edited by eXiaoqiang2013 on 2015-11-29 22:58[/i] [color=#999999]Cyclone V Series Chinese Datasheet, official Chinese datasheet collection, with bookmarks. Contains three volume...; e小强2013 FPGA/CPLD

Optimization of C language program structure in single chip microcomputer system

In early 2002, I started to write a working program for an IC card prepaid electricity meter. The meter used Philips' 8-bit 51-expanded single-chip microcomputer 87LPC764 , and wa...[Details]
Analysis of the significance of using M430/OS on the MSP430 MCU

introduction 1 The significance of using RTOS on MSP430 It is understandable that it is meaningless to use RTOS on MSP430. Because the hardware resources of MSP430 are limited (for exampl...[Details]
Application of fighter jets based on LabVIEW

The Portable Digital Data Acquisition System (PDDAS) uses LabVIEW Real-Time and PXI to control the wind tunnel test and record air pressure data from 128 different channels. "The LabVIEW Real-...[Details]
Two CAN bus expansion methods based on ARM920T

1. Introduction With the gradual automation and modernization of industrial control systems, fieldbus control systems have received more and more attention and application. CAN bus is currentl...[Details]
Application of frequency converter based on PROFIBUS in continuous casting cutting machine

1 Introduction The Third Steel Plant of Jigang Group is a key investment project of Jigang Group during the "15th Five-Year Plan". It has introduced first-class domestic and foreign advanced eq...[Details]
Component continuity and insulation resistance testing

Continuity test A variety of devices need to be checked for continuity, including cable assemblies, printed circuit boards, and connectors to ensure that these components have the expected contin...[Details]
LED lights are well preserved

store To prevent moisture, LEDs should be stored in a dry and ventilated environment with a storage temperature of -40°C to +100°C and a relative humidity below 85%. The LED should be use...[Details]
Beautiful and practical intelligent sound and light control corridor lights

Every time I go home and walk up the stairs, I am always scared. The corridor lights are often broken, and no one changes the bulbs, or they are not smart enough and need to be operated manually. E...[Details]
Battery maintenance precautions

a. Keep the battery clean, wipe off the spilled electrolyte, contaminated dirt and dust in time; keep the poles and terminal clamps clean and in good contact, and apply vaseline or butter to preven...[Details]
Battery capacity calculation method

The capacity of a battery depends on the amount of charge and discharge, in addition to some factors of the battery itself. Obviously, if the charge and discharge of the battery can be recorded all...[Details]
Differences in how voltage and current are transmitted

In industry, voltage 0…5 (10) V or current 0 (4)…20 mA is usually used as a method for analog signal transmission, which is also a method often used by programmable controllers. So what are the dif...[Details]
10 tips to extend the service life of UPS power supply

1. Tips for charging UPS for the first time After purchasing a new UPS, plug the UPS into the 220V mains power grid and charge it for at least 12 hours to ensure that the battery is fully char...[Details]
Methods to reduce power consumption of switching power supply

The power consumption of a switching power supply includes fixed losses caused by parasitic resistances such as semiconductor switches, magnetic components, and wiring, as well as switching losses ...[Details]
Home anti-theft alarm system based on single chip microcomputer

Based on the actual situation, a remote intelligent anti-theft alarm device for home use, connected to the telephone line, simple to operate, and stable and reliable in operation is designed. When ...[Details]
About MCU Hardware Anti-interference

When developing electronic products with processors, how to improve anti-interference ability and electromagnetic compatibility? 1. The following systems should pay special attention to anti-...[Details]

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components