8N3Q001KG-0139CDI8 datasheet, PDF

Datasheet> All Categories > Passive components> 8N3Q001KG-0139CDI8

8N3Q001KG-0139CDI8: CategoryPassive components; File Size170KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

8N3Q001KG-0139CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N3Q001KG-0139CDI8	-	-	View	Buy Now

8N3Q001KG-0139CDI8 Parametric

Parameter Name	Attribute value
Product Category	Programmable Oscillators
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	No
Product	XO
Package / Case	7 mm x 5 mm x 1.55 mm
Length	7 mm
Width	5 mm
Packaging	Reel
Factory Pack Quantity	1000
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N3Q001 REV G

DATA SHEET

General Description

The IDT8N3Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum of high clock frequency and low phase noise

performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVPECL clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.244ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.265ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3Q001

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3Q001GCD REVISION A

MARCH 6, 2012

Recommended Resources

Circuit diagram of verbal rescue box for patients who have fainted

Accurately identify three primary color circuits

Induction motor control circuit with starting compensation

Simple electronic lock

Practical home inverter circuit

Relay application circuit of HT7605

Attenuation circuit schematic diagram: The measurement voltage range is 10mv-200v. First, the input signal should be amplified and attenuated. I would like to ask for this schematic diagram. Please help me. I will be very grateful! ! My em...; lanpaipai Analog electronics

Newbie asking for advice: I don't understand the vga display part of this applet, please help~: library IEEE;use IEEE.STD_LOGIC_1164.ALL;use IEEE.Std_logic_arith.all;use IEEE.Std_logic_unsigned.all;-- Uncomment the following library declaration if using-- arithmetic functions with Signed or Unsi...; f99 FPGA/CPLD

How to check the program running time in MSP432 debug?: As the title says, how can I check the program running cycle in MSP432 debug? Under run -> clock, the enable of 432 is grayed out and cannot be clicked. Is it because I have not set it up correctly? I...; luoxin Microcontroller MCU

The Year of the Rabbit is coming soon.: The Year of the Rabbit is coming soon, the Year of the Rabbit. I just checked the definition of the Year of the Rabbit online. I am a little skeptical and curious. Haha, everyone, please tell me about...; 姚yolanda Talking

The difference between ceramic capacitors and stone capacitors: Are there 1uf 0.68uf 0.47uf ceramic capacitors? If not, can they be replaced with stone capacitors?...; electricor Analog electronics

Reflections of fresh graduates applying for jobs!: ...; 经世致用 Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components