IDT71V67603S133PFGI datasheet, PDF

Datasheet> All Categories > storage> IDT71V67603S133PFGI

IDT71V67603S133PFGI: Description256K X 36 CACHE SRAM, 4.2 ns, PQFP100; Categorystorage; File Size515KB，23 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

IDT71V67603S133PFGI Overview

256K X 36 CACHE SRAM, 4.2 ns, PQFP100

IDT71V67603S133PFGI Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	100
Minimum operating temperature	-40 Cel
Maximum operating temperature	85 Cel
Rated supply voltage	3.3 V
Minimum supply/operating voltage	3.14 V
Maximum supply/operating voltage	3.46 V
Processing package description	14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
each_compli	Yes
EU RoHS regulations	Yes
state	Active
ccess_time_max	4.2 ns
jesd_30_code	R-PQFP-G100
jesd_609_code	e3
storage density	9.44E6 bi
Memory IC type	CACHE SRAM
memory width	36
moisture_sensitivity_level	3
Number of digits	262144 words
Number of digits	256K
operating mode	SYNCHRONOUS
organize	256KX36
Packaging Materials	PLASTIC/EPOXY
ckage_code	LQFP
packaging shape	RECTANGULAR
Package Size	FLATPACK, LOW PROFILE
serial parallel	PARALLEL
eak_reflow_temperature__cel_	260
qualification_status	COMMERCIAL
seated_height_max	1.6 mm
surface mount	YES
Craftsmanship	CMOS
Temperature level	INDUSTRIAL
terminal coating	MATTE TIN
Terminal form	GULL WING
Terminal spacing	0.6500 mm
Terminal location	QUAD
ime_peak_reflow_temperature_max__s_	30
length	20 mm
width	14 mm
dditional_feature	PIPELINED ARCHITECTURE

Preview

Download Datasheet

View All

256K X 36, 512K X 18

3.3V Synchronous SRAMs

3.3V I/O, Burst Counter

Pipelined Outputs, Single Cycle Deselect

IDT71V67603

IDT71V67803

Features

256K x 36, 512K x 18 memory configurations

Supports high system speed:

– 166MHz 3.5ns clock access time

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW byte

GW),

write enable (BWE and byte writes (BW

BWE),

BWx)

BWE

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin thin plastic quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA).

Description

The IDT71V67603/7803 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,

data, address and control registers. Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67603/7803 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-

pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165

fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5310 tbl 01

NOTE:

and

are not applicable for the IDT71V67802.

SEPTEMBER 2004

DSC-5310/06

Recommended Resources

Intelligent hydrological monitoring system module

Complementary voltage switching class D power amplifier circuit

The three-phase three-element reactive energy meter is connected to the circuit through the current transformer

SL517 (electronic toys) audio, radio frequency or infrared decoding circuit

Integrated electronic rectifier circuit

875p computer motherboard circuit diagram_032

A question about using SOPC bulider to create NiosII hardware architecture and develop on UP3 development board: Can someone give me a copy of the project file for controlling the LCD display controller T6963C through the NiosII hardware architecture on the UP3 development board so that I can study it? My email ...; 建刚电子 Embedded System

AD 17 How to set the area where Via is prohibited during automatic routing?: [i=s]This post was last edited by sky19455 on 2017-7-26 20:30[/i] Hi everyone, the PCB design software I use is Altium Designer 17. The problem I encountered is that some core boards have poor insulat...; sky19455 PCB Design

The principle and application of MICRF500, a FSK transceiver chip with a frequency of 700MHz to 1GHz: 1 Overview MICRF500 is a dedicated transmitting and receiving chip for ISM (industrial, scientific and medical) and SRDC (short-range devices). Its frequency range is 700MHz to 1GHz. The data rate is ...; xtss RF/Wirelessly

I have nothing to do, so I strongly recommend two very good movies I watched recently.: As the title says, one is The Fall, and the other is EIight Below. They are really great. I highly recommend them. Here is the link: http://yun.baidu.com/share/home?uk=2941566065&view=share#category/t...; aibing Talking

The cc2500 receiver can receive data but cannot display it: There is a square wave on GDO0 of the cc2500 receiving end, which means it should be able to receive data, but the data cannot be displayed. The detection program should be the following program value...; 蔡国庆 Wireless Connectivity

STM32F103 seedling development board: Product address: [url=http://item.taobao.com/item.htm?spm=a1z10.5.w4002-1410113685.89.Jj7j8W&id=37699716028]http://item.taobao.com/item.htm?spm=a1z10.5.w4002-1410113685.89.Jj7j8W&id=37699716028[/url]...; louyj Buy&Sell

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components